Data Sheet
June 2001
DSP16410B Digital Signal Processor
Agere Systems Inc.
Agere Systems—Proprietary
Use pursuant to Company instructions
247
6 Software Architecture
(continued)
6.2 Registers
(continued)
6.2.4 Reset States
(continued)
Table 166. Core Register States After Reset—20-Bit Registers
Register
Bits 19—0
h
i
inc0
0000 0000 0000 0000 0000
inc1
0000 0000 0000 0000 0000
ins
0000 0000 0000 0000 0000
j
k
PC
XXXX 0000 0000 0000 0000
pi
pr
pt0
pt1
ptrap
r0
Table 167. Core Register States After Reset—16-Bit Registers
Register
Bits 15—0
alf
0000 00
ar0
ar1
ar2
ar3
auc0
0000 0000 0000 0000
auc1
0000 0000 0000 0000
c0
Table 168. Off-Core (Peripheral) Register Reset Values
Register
r1
r2
r3
r4
r5
r6
r7
rb0
rb1
re0
re1
sp
vbase
Bits 19—0
0000 0000 0000 0000 0000
0000 0000 0000 0000 0000
0000 0000 0000 0000 0000
0000 0000 0000 0000 0000
0010 0000 0000 0001 0100
PC
resets to 0x20000 (first address of IROM) if the EXM pin is 0 at the time of reset. It resets to 0x80000 (first address of
EROM) if the EXM pin is 1 at the time of reset.
Register
c1
c2
cloop
cstate
psw0
psw1
vsw
Bits 15—0
0000 0000 0000 0000
0000 0000 0000 0000
00
0000
0000 0000 0000 0000
Register
cbit
imux
mgi
mgo
pid
(CORE0)
pid
(CORE1)
pllcon
jiob
Bits 15—0
Register
pllfrq
plldly
sbit
signal
timer
0—1
timer
0—1
c
Bits 15—0
0000 0000 0000 0000
0000 0000 0000 0000
0000 0000 0000 0000
0000 0000 0000 0000
0000 0000 0000 0001
0000 0000 0000 0000
0000 0000 0000 0000
0001 0011 1000 1000
0000 0000 PPP PPPP
0000 0000 0000 0000
0000 0000 0000 0000
0000 0000 0000 0000
The
jiob
register is the only peripheral register that is 32 bits; therefore, the bit pattern shown is for bits 31—0.