Data Sheet
June 2001
DSP16410B Digital Signal Processor
130
Agere Systems—Proprietary
Use pursuant to Company instructions
Agere Systems Inc.
4 Hardware Architecture
(continued)
4.14 System and External Memory Interface (SEMI)
(continued)
4.14.7 Performance
(continued)
4.14.7.4 Summary of Access Times
Tables
66
through
69
summarize the information in
Section 4.14.7.2
and
Section 4.14.7.3
.
Table 66. Access Time Per SEMI Transaction, Asynchronous Interface, 32-Bit Data Bus
F
Table 67. Access Time Per SEMI Transaction, Asynchronous Interface, 16-Bit Data Bus
F
Table 68. Access Time Per SEMI Transaction, Synchronous Interface, 32-Bit Data Bus
F
Table 69. Access Time Per SEMI Transaction, Synchronous Interface, 16-Bit Data Bus
F
Requester
Core
Access Type
16-bit
32-bit aligned
32-bit misaligned
16-bit
32-bit aligned
Reads
Writes
[ATIME+ 4 + RSETUP + RHOLD]
×
T
CLK
[ATIME+ 2 + WSETUP + WHOLD]
×
T
CLK
[ATIME+ 4 + RSETUP + RHOLD]
×
2
×
T
CLK
[ATIME+ 1 + RSETUP + RHOLD]
×
T
CLK
[ATIME+ 2 + WSETUP + WHOLD]
×
2
×
T
CLK
[ATIME+ 2 + WSETUP + WHOLD]
×
T
CLK
DMAU,
SLKA= 1
Requester
Core
Access Type
16-bit
32-bit aligned
32-bit misaligned
16-bit
32-bit aligned
Reads
Writes
[ATIME+ 4 + RSETUP + RHOLD]
×
T
CLK
[ATIME+ 6 + RSETUP + RHOLD]
×
T
CLK
[ATIME+ 4 + RSETUP + RHOLD]
×
2
×
T
CLK
[ATIME+ 1 + RSETUP + RHOLD]
×
T
CLK
[ATIME+ 1 + RSETUP + RHOLD]
×
2
×
T
CLK
[ATIME+ 2 + WSETUP + WHOLD]
×
T
CLK
[ATIME+ 2 + WSETUP + WHOLD]
×
2
×
T
CLK
[ATIME+ 2 + WSETUP + WHOLD]
×
2
×
T
CLK
[ATIME+ 2 + WSETUP + WHOLD]
×
T
CLK
[ATIME+ 2 + WSETUP + WHOLD]
×
2
×
T
CLK
DMAU,
SLKA= 1
Requester
Core
Access Type
16-bit
32-bit aligned
32-bit misaligned
16-bit
32-bit aligned
Reads
12
×
T
CLK
Writes
4
×
T
CLK
24
×
T
CLK
4
×
T
CLK
8
×
T
CLK
4
×
T
CLK
DMAU,
SLKA= 1
Requester
Core
Access Type
16-bit
32-bit aligned
32-bit misaligned
16-bit
32-bit aligned
Reads
12
×
T
CLK
16
×
T
CLK
24
×
T
CLK
4
×
T
CLK
8
×
T
CLK
Writes
4
×
T
CLK
8
×
T
CLK
8
×
T
CLK
4
×
T
CLK
8
×
T
CLK
DMAU,
SLKA= 1