- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373180 > KS9245 (SAMSUNG SEMICONDUCTOR CO. LTD.) Automated CD-ROM Controller(光盤驅(qū)動器控制器器) PDF資料下載
參數(shù)資料
| 型號： | KS9245 |
| 廠商： | SAMSUNG SEMICONDUCTOR CO. LTD. |
| 英文描述： | Automated CD-ROM Controller(光盤驅(qū)動器控制器器) |
| 中文描述： | 自動CD - ROM控制器（光盤驅(qū)動器控制器器） |
| 文件頁數(shù)： | 29/102頁 |
| 文件大?。?/td> | 419K |
| 代理商： | KS9245 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁當(dāng)前第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁
SAMSUNG
Version: TM 2.4
KS9245 ATAPI Automated CD-ROM Controller
Preliminary Technical Manual
_____________________________________________________________
Do Not Copy or Release
2-3
Bit 0: ILI (Illegal Length Indication)
When this bit is set, it indicates that an illegal length has occurred in the command processing
stage.
Register 02:
Acronym:
BIT 7
ATA Sector Count Register (Read)
ASECC
BIT 5
BIT 4
ATA Sector Count Register
BIT 6
BIT 3
BIT 2
BIT 1
BIT 0
The
ATA Sector Count Register
contains the number of sectors to be transferred for the ATA
operation. This register is reserved in ATAPI mode.
Register 02:
Acronym:
BIT 7
ATAPI Interrupt Reason Register (Write)
AINTR
BIT 5
BIT 4
BIT 3
Reserved
BIT 6
BIT 2
Release
BIT 1
IO
BIT 0
CoD
The
ATAPI Interrupt Reason Register
contains the causes of interrupt when the KS9245 asserts
the INTRQ signal to the host. The
ATAPI Interrupt Reason Register
and the
ATAPI Status Register
are interpreted together to indicate the correct ATAPI command phase as follows:
IO
DRQ
CoD
Command Phase
Command From host - command receiving phase
Data To Host - data sending phase
Data From Host - data receiving phase
Completion Status - command completion status
0
1
0
1
1
1
1
0
1
0
0
1
Bit 7-3: Reserved
These bits are reserved for future enhancements
Bit 2: Release
When this bit is set, it indicates to host that the device has released ATA bus prior to completing
the current overlapped command.
Bit 1: IO (In/Out)
This bit indicates the direction for the information transfer. When this bit is set, the transfer
direction is from the KS9245 to the host. When this bit is reset, the transfer direction is from the
host to the KS9245.
Bit 0: CoD (Command/Data)
This bit distinguishes between Command or Data information. When this bit is set, the information
being transferred is user data. When this bit is reset, the information transferred is command data.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| KS9246 | ATAPI AUTOMATED CD-ROM CONTROLLER WITH EMBEDDED DRAM |
| KS9284 | Digital Signal Processor(數(shù)字信號處理器) |
| KSA1013 | PNP (COLOR TV AUDIO OUTPUT) |
| KSA1013 | Color TV Audio Output Color TV Vertical Deflection Output |
| KSA1015GR | LOW FREQUENCY AMPLIFIER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| KS9246 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:ATAPI AUTOMATED CD-ROM CONTROLLER WITH EMBEDDED DRAM |
| KS926S2 | 制造商:FUJI 制造商全稱:Fuji Electric 功能描述:LOW LOSS SUPER HIGH SPEED RECTIFIER |
| KS926S2_07 | 制造商:FUJI 制造商全稱:Fuji Electric 功能描述:LOW LOSS SUPER HIGH SPEED RECTIFIER |
| KS9282B | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:CMOS INTEGRATED CIRCUIT |
| KS9286 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:DIGITAL SIGNAL PROCESSOR for CDP |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。