- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373180 > KS9245 (SAMSUNG SEMICONDUCTOR CO. LTD.) Automated CD-ROM Controller(光盤驅(qū)動器控制器器) PDF資料下載
參數(shù)資料
| 型號： | KS9245 |
| 廠商： | SAMSUNG SEMICONDUCTOR CO. LTD. |
| 英文描述： | Automated CD-ROM Controller(光盤驅(qū)動器控制器器) |
| 中文描述： | 自動CD - ROM控制器（光盤驅(qū)動器控制器器） |
| 文件頁數(shù)： | 57/102頁 |
| 文件大?。?/td> | 419K |
| 代理商： | KS9245 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁當(dāng)前第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁
SAMSUNG
Version: TM 2.4
KS9245 ATAPI Automated CD-ROM Controller
Preliminary Technical Manual
_____________________________________________________________
Do Not Copy or Release
6-7
Bit 0: Reserved
This bit is reserved for future enhancements.
Register 3Eh :
DSP Device Type Selection Register (Read)
DSP Device Type Selection Register (Write)
DDTS
BIT 5
BIT 4
BIT 3
FPS
BCKLength
Acronym:
BIT 7
Rsvd
BIT 6
BCKD1
BIT 2
LSBF
BIT 1
LCH
BIT 0
BCKF
The
DSP Device Type Selection Register
selects various CD DSP and Subcode Interface formats.
Bit 7: Reserved
This bit is reserved for future enhancements.
Bit 6: BCKD1 (BCK data sampling delay one clock)
When this bit is set, the data is delayed by one BCK clock in sampling.
Bit 5: FPS (Forward Packet Stream)
When this bit is set, the main data stream is a forward packet stream.
Bit 4-3: BCKLength (Clock Length)
These bits specify the DSP main channel Clock Length.
Bit 2: LSBF (Main Channel Data LSB byte comes first)
When this bit is set, the KS9245 takes the first byte of the DSP channel data as the LSB and the
second byte as the MSB on the SDATA Pin. When this bit is cleared, the KS9245 takes the first
byte of the DSP channel data as the MSB and the second byte as the LSB on the SDATA Pin.
Bit 1: LCH (Left Channel High)
When this bit is set, a high level on the LRCK pin indicates the left channel. When this bit is
cleared, a high level on the LRCK pin indicates the right channel.
Bit 0: BCKF (Data Latched on Falling Edge)
When this bit is set, the data is valid on the falling edge of the BCK signal. When this bit is
cleared, the data is valid on the rising edge of the BCK signal.
Register 3Fh :
Acronym:
BIT 7
ESH0
Decoder Header Erasure Register (Read)
DHER
BIT 5
BIT 4
BIT 3
ESH2
ESH3
Emin
BIT 6
ESH1
BIT 2
Esec
BIT 1
Eframe
BIT 0
Emode
The Decoder Header Erasure Register contains the error flags for the header or subheader of the
data block.
Bit 7: ESH0 (Error flag for Subheader 0 - File Number)
When this bit is set, the error flag of the File Number Byte in both subheaders is set. When this bit
is cleared, the error flag of the File Number Byte in either of the subheaders is cleared
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| KS9246 | ATAPI AUTOMATED CD-ROM CONTROLLER WITH EMBEDDED DRAM |
| KS9284 | Digital Signal Processor(數(shù)字信號處理器) |
| KSA1013 | PNP (COLOR TV AUDIO OUTPUT) |
| KSA1013 | Color TV Audio Output Color TV Vertical Deflection Output |
| KSA1015GR | LOW FREQUENCY AMPLIFIER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| KS9246 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:ATAPI AUTOMATED CD-ROM CONTROLLER WITH EMBEDDED DRAM |
| KS926S2 | 制造商:FUJI 制造商全稱:Fuji Electric 功能描述:LOW LOSS SUPER HIGH SPEED RECTIFIER |
| KS926S2_07 | 制造商:FUJI 制造商全稱:Fuji Electric 功能描述:LOW LOSS SUPER HIGH SPEED RECTIFIER |
| KS9282B | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:CMOS INTEGRATED CIRCUIT |
| KS9286 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:DIGITAL SIGNAL PROCESSOR for CDP |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。