- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373180 > KS9245 (SAMSUNG SEMICONDUCTOR CO. LTD.) Automated CD-ROM Controller(光盤驅(qū)動器控制器器) PDF資料下載
參數(shù)資料
| 型號： | KS9245 |
| 廠商： | SAMSUNG SEMICONDUCTOR CO. LTD. |
| 英文描述： | Automated CD-ROM Controller(光盤驅(qū)動器控制器器) |
| 中文描述： | 自動CD - ROM控制器（光盤驅(qū)動器控制器器） |
| 文件頁數(shù)： | 55/102頁 |
| 文件大?。?/td> | 419K |
| 代理商： | KS9245 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁當(dāng)前第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁
SAMSUNG
Version: TM 2.4
KS9245 ATAPI Automated CD-ROM Controller
Preliminary Technical Manual
_____________________________________________________________
Do Not Copy or Release
6-5
These bits are reserved for future enhancements.
Bit 3: Edcen (EDC Check Enable)
When this bit is set, the EDC Checker is enabled and the KS9245 performs an EDC check after
the ECC operation completes.
Bit 2: EccPen (ECC P Parity Check)
When this bit set, the ECC P Parity Checker is enabled and the ECC logic will correct the data
using the P Codewords.
Bit 1: EccQen (ECC Q Parity Check)
When this bit set, the ECC Q Parity Checker is enabled and the ECC logic will correct the data
using the Q Codewords.
Bit 0: EraCorr (C2PO Erasure Correction Enable)
When this bit is cleared, the C2PO error flags are not used for correction reference.
Register 3Ch :
ECC Control 2 Register (Read)
ECC Control 2 Register (Write)
ECC2
BIT 5
BIT 4
PacketWr
Acronym:
BIT 7
BIT 6
Reserved
BIT 3
ASynWrt
BIT 2
RepCorr
BIT 1
Rsvd
BIT 0
DisCowr
The
ECC Control 2 Register
controls special decoder operations.
Bit 7-5: Reserved
These bits are reserved for future enhancements.
Bit 4: PacketWr (Packet Writing Blocks Start/Stop)
When this bit is set, KS9245 will start reading CD-WO disc with packet writing.
Bit 3: ASynWrt (Audio Synchronized Buffering)
When this bit is set, the writing or buffering of CD-DA data is delayed until the first subcode in the
incoming DSP subcode stream is detected.
Bit 2: RepCorr (Repeat Correction Start)
The
RepCorr
bit triggers the repeat correction feature.
Bit 1: Reserved
This bit is reserved for future enhancements.
Bit 0: Reserved
This bit is reserved for future enhancements.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| KS9246 | ATAPI AUTOMATED CD-ROM CONTROLLER WITH EMBEDDED DRAM |
| KS9284 | Digital Signal Processor(數(shù)字信號處理器) |
| KSA1013 | PNP (COLOR TV AUDIO OUTPUT) |
| KSA1013 | Color TV Audio Output Color TV Vertical Deflection Output |
| KSA1015GR | LOW FREQUENCY AMPLIFIER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| KS9246 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:ATAPI AUTOMATED CD-ROM CONTROLLER WITH EMBEDDED DRAM |
| KS926S2 | 制造商:FUJI 制造商全稱:Fuji Electric 功能描述:LOW LOSS SUPER HIGH SPEED RECTIFIER |
| KS926S2_07 | 制造商:FUJI 制造商全稱:Fuji Electric 功能描述:LOW LOSS SUPER HIGH SPEED RECTIFIER |
| KS9282B | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:CMOS INTEGRATED CIRCUIT |
| KS9286 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:DIGITAL SIGNAL PROCESSOR for CDP |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。