- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373180 > KS9245 (SAMSUNG SEMICONDUCTOR CO. LTD.) Automated CD-ROM Controller(光盤驅(qū)動器控制器器) PDF資料下載
參數(shù)資料
| 型號： | KS9245 |
| 廠商： | SAMSUNG SEMICONDUCTOR CO. LTD. |
| 英文描述： | Automated CD-ROM Controller(光盤驅(qū)動器控制器器) |
| 中文描述： | 自動CD - ROM控制器（光盤驅(qū)動器控制器器） |
| 文件頁數(shù)： | 47/102頁 |
| 文件大?。?/td> | 419K |
| 代理商： | KS9245 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁當前第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁
SAMSUNG
Version: TM 2.4
KS9245 ATAPI Automated CD-ROM Controller
Preliminary Technical Manual
_____________________________________________________________
Do Not Copy or Release
5-6
Register 28h :
MP Access Data Port Register (Read)
MP Access Data Port Register (Write)
MPDP
BIT 5
BIT 4
MP Access Data Port B7:B0
Acronym:
BIT 7
BIT 6
BIT 3
BIT 2
BIT 1
BIT 0
The
MP Access Data Port Register
is used to access the content of the DRAM for both read and
write operations.
Register 29h :
Acronym:
BIT 7
DramBsy
Buffer Access Control Register (Read)
BAC
BIT 5
BIT 4
BIT 3
Reserved
BIT 6
BIT 2
PAMb
BIT 1
Rsvd
BIT 0
Rsvd
Bit 7: DramBsy (DRAM Busy Status)
This bit set when the DRAM is busy.
Bit 6-3: Reserved
These bits are reserved for future enhancements.
Bit 2: PAMb (Physical Addressing Mode Disabled)
When this bit is reset, Physical Addressing Mode (PAM) is used for DRAM accesses by the
microprocessor. When this bit is set, Block Addressing Mode (BAM) is used for DRAM accesses
by the microprocessor. Also, refer to the
MP Access Physical Address LSB Register
(24h)
description.
Bit 1-0: Reserved
These bits are reserved for future enhancements.
Register 29h :
Acronym:
BIT 7
IncAudCnt
Buffer Access Control Register (Write)
BAC
BIT 5
BIT 4
Reserved
BIT 6
IncBlkCn
t
BIT 3
BIT 2
PAMb
BIT 1
SDramWrt
BIT 0
SDramRd
Bit 7: IncAudCnt
Writing a “1” to this bit increments the
Valid Audio Block Count Register
(48h) by one. Writing a
“0” to this bit causes no operation.
Bit 6: IncBlkCnt
Writing a “1” to this bit increments the
Valid Cache Block Count Register
(14h) by one
.
Bit 5-3: Reserved
These bits are reserved for future enhancements.
相關PDF資料 |
PDF描述 |
|---|---|
| KS9246 | ATAPI AUTOMATED CD-ROM CONTROLLER WITH EMBEDDED DRAM |
| KS9284 | Digital Signal Processor(數(shù)字信號處理器) |
| KSA1013 | PNP (COLOR TV AUDIO OUTPUT) |
| KSA1013 | Color TV Audio Output Color TV Vertical Deflection Output |
| KSA1015GR | LOW FREQUENCY AMPLIFIER |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| KS9246 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:ATAPI AUTOMATED CD-ROM CONTROLLER WITH EMBEDDED DRAM |
| KS926S2 | 制造商:FUJI 制造商全稱:Fuji Electric 功能描述:LOW LOSS SUPER HIGH SPEED RECTIFIER |
| KS926S2_07 | 制造商:FUJI 制造商全稱:Fuji Electric 功能描述:LOW LOSS SUPER HIGH SPEED RECTIFIER |
| KS9282B | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:CMOS INTEGRATED CIRCUIT |
| KS9286 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:DIGITAL SIGNAL PROCESSOR for CDP |
發(fā)布緊急采購，3分鐘左右您將得到回復。