- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377799 > LXT970A (Intel Corp.) Dual-Speed Fast Ethernet Transceiver PDF資料下載
參數(shù)資料
| 型號： | LXT970A |
| 廠商： | Intel Corp. |
| 英文描述： | Dual-Speed Fast Ethernet Transceiver |
| 中文描述： | 雙速度快速以太網(wǎng)收發(fā)器 |
| 文件頁數(shù)： | 15/74頁 |
| 文件大?。?/td> | 1061K |
| 代理商： | LXT970A |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁當(dāng)前第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁
Dual-Speed Fast Ethernet Transceiver
—
LXT970A
Datasheet
15
13
FDE
I
Full-Duplex Enable
.
When A/N is enabled
, FDE determines full-duplex advertisement capability in combination
with MF4 and CFG1.
When A/N is disabled
, FDE directly affects full-duplex operation and determines the value of
bit 0.8 (Duplex Mode).
When FDE is High, full-duplex is enabled and 0.8 = 1.
When FDE is Low, full-duplex is disabled and 0.8 = 0.
14
CFG0
I
Configuration Control 0
.
When A/N is enabled,
Low-to-High transition on CFG0 causes auto-negotiate to re-start and
0.9 = 1.
When A/N is disabled
, this input selects operating speed and directly affects bit 0.13.
When CFG0 is High, 100 Mbps is selected and 0.13 = 1. If FX Operation is selected, this
input must be tied High.
When CFG0 is Low, 10 Mbps is selected and 0.13 = 0.
33
CFG1
I
Configuration Control 1
.
When A/N is enabled
, CFG1 determines operating speed advertisement capabilities in
combination with MF4.
When A/N is disabled
, CFG1 enables 10 Mbps link test function and directly affects bit 19.8.
When CFG1 is High, 10 Mbps link test is disabled and 19.8 = 1.
When CFG1 is Low, 10 Mbps link test is enabled and 19.8 = 0.
Table 7. LXT970A Hardware Control Interface Signal Descriptions (Continued)
Pin#
1
Pin Name
I/O
2
Signal Description
3
1. Pin numbers apply to all package types.
2. I/O Column Coding: I = Input, O = Output, OD = Open Drain, A = Analog.
3. FDE, CFG0, and CFG1 are affected by the MDDIS input pin. When MDDIS = 0, these inputs determine only the initial state
of the function they control. When MDDIS = 1, these inputs provide continuous hardware control over their corresponding
functions.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LXT970 | Fast Ethernet Transceiver |
| LXT970QC | Fast Ethernet Transceiver |
| LXT971A | 3.3V Dual-Speed Fast Ethernet PHY Transceiver |
| LXT972A | 3.3V Dual-Speed Fast Ethernet Transceiver Datasheet |
| LXT972ALC | 3.3V Dual-Speed Fast Ethernet Transceiver Datasheet |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LXT970AQC | 制造商:LEVEL ONE 功能描述: 制造商:LEVELONE 功能描述: 制造商: 功能描述: 制造商:LEVEL1 功能描述: |
| LXT970AQC.B11 | 制造商:Intel 功能描述: |
| LXT970ATC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecomm/Datacomm |
| LXT970QC | 制造商:LEVEL ONE 功能描述: 制造商:Level One 功能描述:LAN Transceiver, Single, 64 Pin, Plastic, QFP 制造商:Level One Communications 功能描述:LAN Transceiver, Single, 64 Pin, Plastic, QFP |
| LXT971A | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:3.3V Dual-Speed Fast Ethernet PHY Transceiver |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。