- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377799 > LXT970A (Intel Corp.) Dual-Speed Fast Ethernet Transceiver PDF資料下載
參數(shù)資料
| 型號： | LXT970A |
| 廠商： | Intel Corp. |
| 英文描述： | Dual-Speed Fast Ethernet Transceiver |
| 中文描述： | 雙速度快速以太網(wǎng)收發(fā)器 |
| 文件頁數(shù)： | 24/74頁 |
| 文件大?。?/td> | 1061K |
| 代理商： | LXT970A |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁當(dāng)前第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁
LXT970A
—
Dual-Speed Fast Ethernet Transceiver
24
Datasheet
2.2.3.3
Repeater Mode
The LXT970A MII normally operates in DTE Mode (19.13 = 0). An alternative operating mode is
available for repeater applications (19.13 = 1).
In Repeater Mode, the Carrier Sense (CRS) and Tri-state (TRSTE) signals request and grant bus
access. The TRSTE pin controls only the receive channel of the MII (RX_DV, RX_ER, RX_CLK,
and RXD).
As shown in
Figure 7
, a central Repeater State Machine (RSM) is required to perform arbitration
and determine which LXT970A drives the MII Data Interface. The RSM is responsible for
enforcing collisions, and ensuring packets are not transmitted to the port they were received from.
This is accomplished by supplying each LXT970A with individual TX_EN outputs. Although
repeater operation is half-duplex, the LXT970A operates the MII as a full-duplex interface in
Repeater Mode. CRS is generated only on receive and Collision (COL) is never generated.
Repeater Mode is normally used with Slave Clock Mode (XI = GND and TX_CLK is an input).
2.2.3.4
MII Management Interface
The LXT970A supports the IEEE 802.3 MII Management Interface also known as the
Management Data Input/Output (MDIO) Interface. This interface allows upper-layer devices to
monitor and control the state of the LXT970A. MDIO interface consists of a physical connection, a
specific protocol which runs across the connection, and an internal set of addressable registers. The
physical interface consists of a data line (MDIO) and clock line (MDC), a control line (MDDIS)
Figure 7. Repeater Block Diagram
Repeater
State Machine
(RSM)
CRS
TX_EN
TRSTE
CRS
TX_EN
TRSTE
CRS
TX_EN
TRSTE
CRS
TX_EN
TRSTE
Receive Channel (RXD)
Transmit Channel (TXD)
LXT970A
LXT970A
LXT970A
LXT970A
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LXT970 | Fast Ethernet Transceiver |
| LXT970QC | Fast Ethernet Transceiver |
| LXT971A | 3.3V Dual-Speed Fast Ethernet PHY Transceiver |
| LXT972A | 3.3V Dual-Speed Fast Ethernet Transceiver Datasheet |
| LXT972ALC | 3.3V Dual-Speed Fast Ethernet Transceiver Datasheet |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LXT970AQC | 制造商:LEVEL ONE 功能描述: 制造商:LEVELONE 功能描述: 制造商: 功能描述: 制造商:LEVEL1 功能描述: |
| LXT970AQC.B11 | 制造商:Intel 功能描述: |
| LXT970ATC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecomm/Datacomm |
| LXT970QC | 制造商:LEVEL ONE 功能描述: 制造商:Level One 功能描述:LAN Transceiver, Single, 64 Pin, Plastic, QFP 制造商:Level One Communications 功能描述:LAN Transceiver, Single, 64 Pin, Plastic, QFP |
| LXT971A | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:3.3V Dual-Speed Fast Ethernet PHY Transceiver |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。