- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377799 > LXT970A (Intel Corp.) Dual-Speed Fast Ethernet Transceiver PDF資料下載
參數(shù)資料
| 型號： | LXT970A |
| 廠商： | Intel Corp. |
| 英文描述： | Dual-Speed Fast Ethernet Transceiver |
| 中文描述： | 雙速度快速以太網(wǎng)收發(fā)器 |
| 文件頁數(shù)： | 67/74頁 |
| 文件大?。?/td> | 1061K |
| 代理商： | LXT970A |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁當前第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁
Dual-Speed Fast Ethernet Transceiver
—
LXT970A
Datasheet
67
Table 49. Auto Negotiation Advertisement Register (Address 4)
Bit
Name
Description
Type
1
Default
4.15
Next Page
Not Supported
RO
0
4.14
Reserved
Ignore on read.
RO
0
4.13
Remote Fault
1 = Remote fault.
0 = No remote fault.
R/W
0
4.12:11
Reserved
Ignore on read.
R/W
0
4.10
Pause
1 = Pause operation is enabled for full-duplex links.
0 = Pause operation is disabled.
R/W
0
4.9
100BASE-T4
1 = 100BASE-T4 capability is available.
0 = 100BASE-T4 capability is not available.
(The LXT970A does not support 100BASE-T4, but allows this bit to be set
to advertise in the Auto-Negotiation sequence for 100BASE-T4 operation.
An external 100BASE-T4 transceiver could be switched in if this capability
is desired.)
R/W
0
4.8
100BASE-TX
full-duplex
1 = DTE is 100BASE-TX full-duplex capable.
0 = DTE is not 100BASE-TX full-duplex capable.
R/W
Note 2
4.7
100BASE-TX
1 = DTE is 100BASE-TX capable.
0 = DTE is not 100BASE-TX capable.
R/W
Note 3
4.6
10BASE-T
full-duplex
1 = DTE is 10BASE-T full-duplex capable.
0 = DTE is not 10BASE-T full-duplex capable.
R/W
Note 4
4.5
10BASE-T
1 = DTE is 10BASE-T capable.
0 = DTE is not 10BASE-T capable.
R/W
Note 5
4.4:0
Selector Field,
S<4:0>
<00001> = IEEE 802.3
<00010> = IEEE 802.9 ISLAN-16T
<00000> = Reserved for future Auto-Negotiation development
<11111> = Reserved for future Auto-Negotiation development
Unspecified or reserved combinations should not be transmitted.
R/W
00001
1. R/W = Read/Write
RO = Read Only
2. The default value of bit 4.8 is determined by pin FDE AND
’
ed with pin MF4.
3. The default value of bit 4.7 is determined by pin MF4.
4. The default value of bit 4.6 is determined by pin FDE AND
’
ed with pin CFG1.
5. The default value of bit 4.5 is determined by pin CFG1.
相關PDF資料 |
PDF描述 |
|---|---|
| LXT970 | Fast Ethernet Transceiver |
| LXT970QC | Fast Ethernet Transceiver |
| LXT971A | 3.3V Dual-Speed Fast Ethernet PHY Transceiver |
| LXT972A | 3.3V Dual-Speed Fast Ethernet Transceiver Datasheet |
| LXT972ALC | 3.3V Dual-Speed Fast Ethernet Transceiver Datasheet |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| LXT970AQC | 制造商:LEVEL ONE 功能描述: 制造商:LEVELONE 功能描述: 制造商: 功能描述: 制造商:LEVEL1 功能描述: |
| LXT970AQC.B11 | 制造商:Intel 功能描述: |
| LXT970ATC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecomm/Datacomm |
| LXT970QC | 制造商:LEVEL ONE 功能描述: 制造商:Level One 功能描述:LAN Transceiver, Single, 64 Pin, Plastic, QFP 制造商:Level One Communications 功能描述:LAN Transceiver, Single, 64 Pin, Plastic, QFP |
| LXT971A | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:3.3V Dual-Speed Fast Ethernet PHY Transceiver |
發(fā)布緊急采購，3分鐘左右您將得到回復。