deveopmen
Interrupts
Rev.B2 for proof reading
Mitsubishi Microcomputers
M32C/83 group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
103
Function
Interrupt enable register
Bit name
Bit
symbol
Address
See below
When reset
00
16
Symbol
IIOiIE
R W
0: Interrupt of corresponding interrupt
request flag (IRF2) disabled
1: Interrupt of corresponding interrupt
request flag (IRF2) enabled
0: Interrupt of corresponding interrupt
request flag (IRF3) disabled
1: Interrupt of corresponding interrupt
request flag (IRF3) enabled
0: Interrupt of corresponding interrupt
request flag (IRF4) disabled
1: Interrupt of corresponding interrupt
request flag (IRF4) enabled
0: Interrupt of corresponding interrupt
request flag (IRF5) disabled
1: Interrupt of corresponding interrupt
request flag (IRF5) enabled
0: Interrupt of corresponding interrupt
request flag (IRF6) disabled
1: Interrupt of corresponding interrupt
request flag (IRF6) enabled
0: Interrupt of corresponding interrupt
request flag (IRF7) disabled
1: Interrupt of corresponding interrupt
request flag (IRF7) enabled
ITE1
IRLT
ITE2
ITE3
Interrupt enable bit 1
Interrupt enable bit 2
Interrupt enable bit 3
0: Interrupt of corresponding interrupt
request flag (IRF1) disabled
1: Interrupt of corresponding interrupt
request flag (IRF1) enabled
ITE4
Interrupt enable bit 4
ITE5
Interrupt enable bit 5
ITE6
ITE7
Interrupt enable bit 6
Interrupt enable bit 7
Symbol
IIO0IE
IIO1IE
IIO2IE
IIO3IE
IIO4IE
IIO5IE
IIO6IE
IIO7IE
IIO8IE
IIO9IE
IIO10IE
IIO11IE
Address
00B0
16
00B1
16
00B2
16
00B3
16
00B4
16
00B5
16
00B6
16
00B7
16
00B8
16
00B9
16
00BA
16
00BB
16
bit7
(ITE7)
bit6
(ITE6)
bit5
(ITE5)
bit4
(ITE4)
bit3
(ITE3)
bit2
(ITE2)
bit1
(ITE1)
-
-
-
-
BEAN0
-
-
IE0
IE1
CAN0
CAN1
CAN2
-
-
-
-
BEAN1
-
-
-
IE2
-
-
-
SIO0r
SIO0t
SIO1r
SIO1t
-
-
-
-
-
-
-
-
G0RI
G0TO
G1RI
G1TO
BT1
SIO2r
SIO2t
BT0
BT2
-
-
BT3
-
-
-
PO27
PO32
PO33
PO34
PO35
PO36
PO31
PO30
PO37
PO13
PO14
TM12/PO12
PO10
TM17/PO17
PO21
PO20
PO22
PO23
PO24
PO25
PO26
TM02
TM00/PO00
-
TM03
TM04/PO04
TM05/PO05
TM06
TM07
TM11/PO11
PO15
TM16/PO16
TM01/PO01
Interrupt request register table
BTi
TMij
POij
SIOir/SIOit
GiTO/GiRI
BEANi
IE
CANi
-
: Interrupt request from base timer of intelligent I/O group i is enabled
: Interrupt request from time measurement function ch j of intelligent I/O group i is enabled
: Interrupt request from waveform generator function ch j of intelligent I/O group i is enabled
: Interrupt request from communication function of intelligent I/O group i (r:reception, t:transmission) is enabled
: Interrupt request from HDLC data processing function of intelligent I/O group i (RI:reception input,
TO:transmission output) is enabled
: Interrupt request from special communication function of intelligent I/O group i (i=0,1) is enabled
: Interrupt request from IEBus communication function of intelligent I/O group 2 is enabled
: Interrupt request from CAN communication function (i=0 to 2) is enabled
: Nothing is assigned in this bit. (Set "0" to these bits.)
Interrupt request latch bit
0: Interrupt request is not latched(used by DMA II)
1: Interrupt request is latched(used by interrupt)
bit1
(IRLT)
IRLT
IRLT
IRLT
IRLT
IRLT
IRLT
IRLT
IRLT
IRLT
IRLT
IRLT
IRLT
b7
b6
b5
b4
b3
b2
b1
b0
Figure 1.9.15. Interrupt enable registers