
424
CHAPTER 16 8/10-BIT A/D CONVERTER
s Operation in Continuous Conversion Mode
In continuous conversion mode, analog input from the start channel specified by the A/D
conversion start channel setting bits (ANS2 to ANS0) of the A/D control status register (ADCS0)
to the end channel specified by the A/D conversion end channel setting bits (ANE2 to ANE0) is
A/D converted to return to the analog input specified by the A/D conversion start channel setting
bits (ANS2 to ANS0) to repeat the A/D conversion.
If the start channel and the end channel are the same, the A/D conversion of the channel
specified by the A/D conversion start channel setting bits (ANS2 to ANS0) is repeated.
The A/D conversion does not stop until the Converting bit (BUSY) of the A/D control status
register (ADCS1) is set to "0". Reactivation during operation is not possible. For operation in
continuous conversion mode, the settings shown in
Figure 16.6-2 "Settings for Continuous
Conversion Mode" are required.
Figure 16.6-2 Settings for Continuous Conversion Mode
Reference:
The following are sample conversion sequences in continuous conversion mode:
ANS = 000B, ANE = 011B:AN0 --> AN1 --> AN2--> AN3--> AN0--> Repeat
ANS = 110B, ANE = 010B:AN6 --> AN7 --> AN0--> AN1--> AN2 --> AN6 --> Repeat
ANS = 011B, ANE = 011B:AN3 --> AN3 --> Repeat
s Operation in Stop Conversion Mode
In stop conversion mode, analog input from the start channel specified by the A/D conversion
start channel setting bits (ANS2 to ANS0) of the A/D control status register (ADCS0) to the end
channel specified by the A/D conversion end channel setting bits (ANE2 to ANE0) is A/D
converted by making a pause for each channel before returning to the analog input specified by
the A/D conversion start channel setting bits (ANS2 to ANS0) to repeat the A/D conversion and
pause.
If the start channel and the end channel are the same, the A/D conversion of the channel
specified by the A/D conversion start channel setting bits (ANS2 to ANS0) is repeated.
In the pause state, reactivation method of the A/D conversion depends on the activation cause
specified in the activation cause set bit (STS1, STS0) in the A/D control status register
(ADCS1).
The A/D conversion does not stop until the Converting bit (BUSY) of the A/D control status
register (ADCS1) is set to "0". Reactivation during operation is not possible. For operation in
stop conversion mode, the settings shown in
Figure 16.6-3 "Settings for Stop Conversion Mode"
are required.
: Used
: Set to 1 the bit corresponding to the pin used.
1 : Set 1.
0 : Set 0.
PAUS STS1
STRT RESV
STS0
BUSY INT INTE
0
10
ANS1 ANS0
ANE1 ANE0
ANE2
MD1 MD0 ANS2
CT1 CT0
Holds the conversion data (Only bit7 to bit0 are valid in 8-bit mode)
S10 ST1 ST0
ADCR0/ADCR1
ADER
ADCS0/ADCS1
bit15 bit14 bit13 bit12 bit11 bit10 bit9 bit8 bit7 bit6 bit5 bit4 bit3 bit2 bit1 bit0