參數(shù)資料
型號： MC68HC08KH12A
廠商： 飛思卡爾半導體(中國)有限公司
英文描述： Microcontrollers
中文描述： 微控制器
文件頁數(shù)： 117/178頁
文件大?。?/td> 925K
代理商： MC68HC08KH12A
Interrupts
MC68HC08KH12A Data Sheet, Rev. 1.1
Freescale Semiconductor
117
Setting MS0B links channels 0 and 1 and configures them for buffered PWM operation. The TIM
channel 0 registers (TCH0H:TCH0L) initially control the buffered PWM output. TIM status control
register 0 (TSCR0) controls and monitors the PWM signal from the linked channels. MS0B takes priority
over MS0A.
Clearing the toggle-on-overflow bit, TOVx, inhibits output toggles on TIM overflows. Subsequent output
compares try to force the output to a state it is already in and have no effect. The result is a 0% duty cycle
output.
Setting the channel x maximum duty cycle bit (CHxMAX) and setting the TOVx bit generates a 100% duty
cycle output. See
11.9.4 TIM Channel Status and Control Registers (TSC0:TSC1)
.
11.5 Interrupts
The following TIM sources can generate interrupt requests:
TIM overflow flag (TOF) — The TOF bit is set when the TIM counter reaches the modulo value
programmed in the TIM counter modulo registers. The TIM overflow interrupt enable bit, TOIE,
enables TIM overflow CPU interrupt requests. TOF and TOIE are in the TIM status and control
register.
TIM channel flags (CH1F:CH0F) — The CHxF bit is set when an input capture or output compare
occurs on channel x. Channel x TIM CPU interrupt requests are controlled by the channel x
interrupt enable bit, CHxIE. Channel x TIM CPU interrupt requests are enabled when CHxIE=1.
CHxF and CHxIE are in the TIM channel x status and control register.
11.6 Low-Power Modes
The WAIT and STOP instructions put the MCU in low power-consumption standby modes.
11.6.1 Wait Mode
The TIM remains active after the execution of a WAIT instruction. In wait mode the TIM registers are not
accessible by the CPU. Any enabled CPU interrupt request from the TIM can bring the MCU out of wait
mode.
If TIM functions are not required during wait mode, reduce power consumption by stopping the TIM before
executing the WAIT instruction.
11.6.2 Stop Mode
The TIM is inactive after the execution of a STOP instruction. The STOP instruction does not affect
register conditions or the state of the TIM counter. TIM operation resumes when the MCU exits stop mode
after an external interrupt.
11.7 TIM During Break Interrupts
A break interrupt stops the TIM counter.
The system integration module (SIM) controls whether status bits in other modules can be cleared during
the break state. The BCFE bit in the break flag control register (BFCR) enables software to clear status
bits during the break state. (See
7.7.3 Break Flag Control Register (BFCR)
.)
相關PDF資料
PDF描述
MC68HC08LT8 Microcontrollers
MC68HC08SR12 M68HC08 Microcontrollers
MC68HC11E0 HC11 Microcontrollers
MC68HC11K0 HCMOS Microcontroller Unit
MC68HC11KMNPEVS Microcontrollers
相關代理商/技術參數(shù)
參數(shù)描述
MC68HC08KL8B 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:General Release Specification
MC68HC08KL8FB 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:General Release Specification
MC68HC08KX8 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:Microcontrollers
MC68HC08LJ12 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Addendum to MC68HC908LJ12 Technical Data
MC68HC08LJ12CFB 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Addendum to MC68HC908LJ12 Technical Data
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*