MFRC500_33
All information provided in this document is subject to legal disclaimers.
NXP B.V. 2010. All rights reserved.
Product data sheet
PUBLIC
Rev. 3.3 — 15 March 2010
048033
107 of 110
NXP Semiconductors
MFRC500
Highly Integrated ISO/IEC 14443 A Reader IC
23. Figures
Fig 1.
Fig 2.
Fig 3.
MFRC500 block diagram. . . . . . . . . . . . . . . . . . . .4
MFRC500 pin configuration. . . . . . . . . . . . . . . . . .5
Connection to microprocessor: separate
read and write strobes . . . . . . . . . . . . . . . . . . . . . .8
Connection to microprocessor: common
read and write strobes . . . . . . . . . . . . . . . . . . . . . .9
Connection to microprocessor: EPP common
read/write strobes and handshake. . . . . . . . . . . . .9
Key storage format . . . . . . . . . . . . . . . . . . . . . . .14
Timer module block diagram . . . . . . . . . . . . . . . .20
The StartUp procedure. . . . . . . . . . . . . . . . . . . . .25
Quartz clock connection . . . . . . . . . . . . . . . . . . .26
Fig 10. Receiver circuit block diagram. . . . . . . . . . . . . . .30
Fig 11. Automatic Q-clock calibration . . . . . . . . . . . . . . .31
Fig 12. Serial signal switch block diagram. . . . . . . . . . . .33
Fig 13. Crypto1 key handling block diagram . . . . . . . . . .36
Fig 14. Transmitting bit oriented frames . . . . . . . . . . . . .70
Fig 15. Timing for transmitting byte oriented frames . . . .71
Fig 16. Timing for transmitting bit oriented frames. . . . . .71
Fig 17. Card communication state diagram. . . . . . . . . . .76
Fig 18. EEPROM programming timing diagram. . . . . . . .78
Fig 19. Separate read/write strobe timing diagram . . . . .87
Fig 20. Common read/write strobe timing diagram . . . . .88
Fig 21. Timing diagram for common read/write strobe;
EPP . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .89
Fig 22. Application example circuit diagram: directly
matched antenna. . . . . . . . . . . . . . . . . . . . . . . . .91
Fig 23. TX control signals . . . . . . . . . . . . . . . . . . . . . . . .95
Fig 24. RX control signals . . . . . . . . . . . . . . . . . . . . . . . .96
Fig 25. ISO/IEC 14443 A receiving path Q-clock. . . . . . .98
Fig 26. Package outline SOT287-1 . . . . . . . . . . . . . . . . .99
Fig 4.
Fig 5.
Fig 6.
Fig 7.
Fig 8.
Fig 9.