
MFRC500_33
All information provided in this document is subject to legal disclaimers.
NXP B.V. 2010. All rights reserved.
Product data sheet
PUBLIC
Rev. 3.3 — 15 March 2010
048033
108 of 110
continued >>
NXP Semiconductors
MFRC500
Highly Integrated ISO/IEC 14443 A Reader IC
24. Contents
1
2
3
3.1
4
5
6
7
8
8.1
9
9.1
9.1.1
Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1
General description. . . . . . . . . . . . . . . . . . . . . . 1
Features and benefits . . . . . . . . . . . . . . . . . . . . 2
General. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2
Applications . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2
Quick reference data . . . . . . . . . . . . . . . . . . . . . 3
Ordering information. . . . . . . . . . . . . . . . . . . . . 3
Block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . 4
Pinning information. . . . . . . . . . . . . . . . . . . . . . 5
Pin description . . . . . . . . . . . . . . . . . . . . . . . . . 5
Functional description . . . . . . . . . . . . . . . . . . . 7
Digital interface. . . . . . . . . . . . . . . . . . . . . . . . . 7
Overview of supported microprocessor
interfaces . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
Automatic microprocessor interface
detection. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
Connection to different microprocessor
types. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8
Separate read and write strobe . . . . . . . . . . . . 8
Common read and write strobe . . . . . . . . . . . . 9
Common read and write strobe: EPP with
handshake . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9
Memory organization of the EEPROM . . . . . . 10
Product information field (read only). . . . . . . . 11
Register initialization files (read/write) . . . . . . 11
StartUp register initialization file
(read/write) . . . . . . . . . . . . . . . . . . . . . . . . . . . 11
Factory default StartUp register
initialization file . . . . . . . . . . . . . . . . . . . . . . . . 12
Register initialization file (read/write) . . . . . . . 13
Crypto1 keys (write only) . . . . . . . . . . . . . . . . 13
Key format . . . . . . . . . . . . . . . . . . . . . . . . . . . 13
Storage of keys in the EEPROM . . . . . . . . . . 14
FIFO buffer . . . . . . . . . . . . . . . . . . . . . . . . . . . 14
Accessing the FIFO buffer . . . . . . . . . . . . . . . 14
Access rules . . . . . . . . . . . . . . . . . . . . . . . . . . 14
Controlling the FIFO buffer. . . . . . . . . . . . . . . 15
FIFO buffer status information . . . . . . . . . . . . 15
FIFO buffer registers and flags. . . . . . . . . . . . 16
Interrupt request system. . . . . . . . . . . . . . . . . 16
Interrupt sources overview . . . . . . . . . . . . . . . 16
Interrupt request handling. . . . . . . . . . . . . . . . 17
Controlling interrupts and getting their
status . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
Accessing the interrupt registers . . . . . . . . . . 17
Configuration of pin IRQ. . . . . . . . . . . . . . . . . 18
9.1.2
9.1.3
9.1.3.1
9.1.3.2
9.1.3.3
9.2
9.2.1
9.2.2
9.2.2.1
9.2.2.2
9.2.2.3
9.2.3
9.2.3.1
9.2.3.2
9.3
9.3.1
9.3.1.1
9.3.2
9.3.3
9.3.4
9.4
9.4.1
9.4.2
9.4.2.1
9.4.2.2
9.4.3
9.4.4
9.5
9.5.1
9.5.1.1
9.5.1.2
9.5.1.3
9.5.1.4
9.5.2
9.5.2.1
9.5.2.2
9.5.2.3
Register overview interrupt request system. . 18
Timer unit. . . . . . . . . . . . . . . . . . . . . . . . . . . . 19
Timer unit implementation . . . . . . . . . . . . . . . 19
Timer unit block diagram . . . . . . . . . . . . . . . . 19
Controlling the timer unit . . . . . . . . . . . . . . . . 20
Timer unit clock and period . . . . . . . . . . . . . . 21
Timer unit status. . . . . . . . . . . . . . . . . . . . . . . 21
Using the timer unit functions. . . . . . . . . . . . . 22
Time-out and WatchDog counters . . . . . . . . . 22
Stopwatch . . . . . . . . . . . . . . . . . . . . . . . . . . . 22
Programmable one shot timer and
periodic trigger . . . . . . . . . . . . . . . . . . . . . . . . 22
Timer unit registers . . . . . . . . . . . . . . . . . . . . 23
Power reduction modes . . . . . . . . . . . . . . . . . 23
Hard power-down. . . . . . . . . . . . . . . . . . . . . . 23
Soft power-down mode . . . . . . . . . . . . . . . . . 24
Standby mode . . . . . . . . . . . . . . . . . . . . . . . . 24
Automatic receiver power-down. . . . . . . . . . . 24
StartUp phase . . . . . . . . . . . . . . . . . . . . . . . . 25
Hard power-down phase . . . . . . . . . . . . . . . . 25
Reset phase. . . . . . . . . . . . . . . . . . . . . . . . . . 25
Initialization phase . . . . . . . . . . . . . . . . . . . . . 25
Initializing the parallel interface type . . . . . . . 25
Oscillator circuit . . . . . . . . . . . . . . . . . . . . . . . 26
Transmitter pins TX1 and TX2. . . . . . . . . . . . 27
Configuring pins TX1 and TX2. . . . . . . . . . . . 27
Antenna operating distance versus power
consumption. . . . . . . . . . . . . . . . . . . . . . . . . . 28
Antenna driver output source resistance . . . . 28
Source resistance table . . . . . . . . . . . . . . . . . 28
Calculating the relative source resistance . . . 29
Calculating the effective source resistance . . 29
Pulse width. . . . . . . . . . . . . . . . . . . . . . . . . . . 30
Receiver circuit . . . . . . . . . . . . . . . . . . . . . . . 30
Receiver circuit block diagram. . . . . . . . . . . . 30
Receiver operation. . . . . . . . . . . . . . . . . . . . . 31
9.10.2.1 Automatic Q-clock calibration . . . . . . . . . . . . 31
9.10.2.2 Amplifier. . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32
9.10.2.3 Correlation circuitry . . . . . . . . . . . . . . . . . . . . 32
9.10.2.4 Evaluation and digitizer circuitry . . . . . . . . . . 32
9.11
Serial signal switch . . . . . . . . . . . . . . . . . . . . 33
9.11.1
Serial signal switch block diagram. . . . . . . . . 33
9.11.2
Serial signal switch registers . . . . . . . . . . . . . 34
9.11.2.1 Active antenna concept . . . . . . . . . . . . . . . . . 35
9.11.2.2 Driving both RF parts. . . . . . . . . . . . . . . . . . . 35
9.12
MIFARE authentication and Crypto1 . . . . . . . 35
9.12.1
Crypto1 key handling. . . . . . . . . . . . . . . . . . . 36
9.12.2
Authentication procedure. . . . . . . . . . . . . . . . 36
9.5.3
9.6
9.6.1
9.6.2
9.6.3
9.6.4
9.7
9.7.1
9.7.2
9.7.3
9.7.4
9.8
9.9
9.9.1
9.9.2
9.9.3
9.9.3.1
9.9.3.2
9.9.3.3
9.9.4
9.10
9.10.1
9.10.2