參數(shù)資料
型號： TSB12LV32-EP
英文描述： IC APEX 20KE FPGA 100K 324-FBGA
中文描述： 軍事增強(qiáng)塑料電機(jī)及電子學(xué)工程師聯(lián)合會1394-1995和P1394a兼容通用鏈路層控制器
文件頁數(shù)： 14/106頁
文件大?。?/td> 605K
代理商： TSB12LV32-EP
1
–
6
Table 1
–
1. Terminal Functions (Continued)
TERMINAL
NAME
I/O
DESCRIPTION
NO.
Data-Mover Port Interface
DMD0
–
DMD15
26
–
29
31
–
34
36
–
39
41
–
44
I/O
Data mover (DM) bidirectional data port. DMD0 is the MSB of these 16 bits.
DMCLK
46
O
Data mover clock at (SCLK/2) MHz
DMDONE
50
O
Data mover done. For transmit, this will be activated when the packet per block
counter in the CFR counts down to zero. For receive, this terminal will pulse for
one DMCLK prior to the first byte/word available to the DM interface.
DMERROR
52
O
Data mover error. DMERROR is asserted high when there is an error in the
received packet or an illegal transmit speed was attempted.
DMPRE
48
O
Data mover predata indicator. In transmit mode, DMPRE pulses for one DMCLK
prior to sending the first quadlet. In isochronous receive mode, DMPRE will pulse
for one DMCLK when the sync bit in the header matches a bit set in the
isochronous register. DMPRE is not used in asynchronous receive mode.
DMREADY
77
I
Data mover ready. Must be asserted high by the external logic controlling the DM
interface when it is ready to supply data for transmit. DMREADY must be set low
when the data mover is in receive mode.
DMRW
49
O
Data mover read/write indicator. When data is being moved from 1394 to the DM
port (receive) this signal will go active high to indicate data is available on
DMD[0:15]. When data is being moved from DM to 1394 bus (transmit) this signal
will go active high to indicate that data must be supplied to the DMD[0:15] port for
transmission.
PKTFLAG
51
O
Packet flag. When set, PKTFLAG is asserted high to indicate the first (header) or
last (trailer) quadlet of a received packet on the DM interface. PKTFLAG is not
valid in transmit mode.
Phy/Link Interface
CTL0, CTL1
70, 69
I/O
Phy-link interface control lines.
D0
–
D7
67, 66,
63
–
58
I/O
Phy-link interface data lines. Data is only expected on D0 and D1 at 100 Mbit/s,
D0
–
D3 at 200 Mbit/s, and D0
–
D7 at 400 Mbit/s. D0 is the MSB bit.
LINKON
64
I
Link-on from the Phy is a 4 MHz
–
8 MHz clock. This signal will be activated when
the link is inactive and the Phy has detected a link-on packet or a Phy interrupt.
This clock will persist for no more than 500 ns. When the link detects this terminal
as active, it will turn on and drive LPS.
LPS
53
O
Link power status. LPS is used to drive the LPS input to the Phy. It indicates to the
Phy that the link is powered up and active. LPS toggles at a rate = 1/16 of BCLK.
LREQ
74
O
Link request to Phy. LREQ makes bus requests and register access requests to
the Phy.
SCLK
72
I
System clock. SCLK is a 49.152 MHz clock supplied by the Phy. DMCLK is
generated from SCLK.
相關(guān)PDF資料
PDF描述
TSB12LV01B-EP FPGA (Field-Programmable Gate Array)
TSB12LV01BPZ FPGA (Field-Programmable Gate Array)
TSB12LV26-EP 672-pin FineLine BGA
TSB12LV22PZP OHCI-Lynx PCI-BASED IEEE 1394 HOST CONTROLLER
TSB12LV26PZ OHCI-Lynx PCI-BASED IEEE 1394 HOST CONTROLLER
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TSB12LV32I 制造商:TI 制造商全稱:Texas Instruments 功能描述:IEEE 1394-1995 and P1394a Compliant General-Purpose Link-Layer Controller
TSB12LV32IPZ 功能描述:1394 接口集成電路 General-Purpose Link Layer Cntrlr RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray
TSB12LV32IPZEP 制造商:Texas Instruments 功能描述:1394 I-TEMP 1394 GENERAL-PURPOSE LINK LAYER CONTROLLER (GP2L - Rail/Tube
TSB12LV32IPZG4 功能描述:1394 接口集成電路 General Purpose Link Layer Cntrlr RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray
TSB12LV32PZ 功能描述:1394 接口集成電路 General-Purpose Link Layer Cntrlr RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價(jià)

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*