參數(shù)資料
型號： TSB12LV32-EP
英文描述： IC APEX 20KE FPGA 100K 324-FBGA
中文描述： 軍事增強塑料電機及電子學工程師聯(lián)合會1394-1995和P1394a兼容通用鏈路層控制器
文件頁數(shù)： 80/106頁
文件大?。?/td> 605K
代理商： TSB12LV32-EP
7
–
2
Table 7
–
1. Quadlet-Transmit Format Functions
FIELD NAME
DESCRIPTION
spd
The spd field indicates the speed at which the current packet is to be sent. 00 = 100 Mb/s,
01 = 200 Mb/s, and 10 = 400 Mb/s, and 11 is undefined for this implementation.
tLabel
The tLabel field is the transaction label, which is a unique tag for each outstanding transaction
between two nodes. This field is used to pair up a response packet with its corresponding
request packet.
rt
The rt field is the retry code for the current packet is: 00 = new, 01 = retry_X, 10 = retryA, and
11 = retryB.
tCode
The tCode field is the transaction code for the current packet (see Table 6
–
10 of IEEE
–
1394
standard).
priority
The priority field contains the priority level for the current packet. For cable implementation,
the value of the bits must be zero (for backplane implementation, see clause 5.4.1.3 and
5.4.2.1 of the IEEE
–
1394 standard).
destinationID
The destinationID field is the concatenation of the 10-bit bus number and the 6-bit node
number that forms the destination node address of the current packet.
destination OffsetHigh,
destination OffsetLow
The concatenation of these two fields addresses a quadlet in the destination node address
space. This address must be quadlet aligned (modulo 4).
quadlet data
For write requests and read responses, the quadlet data field holds the data to be transferred.
For write responses and read requests, this field is not used and should not be written into the
FIFO.
rcode
Specifies the result of the read request transaction. The response codes that may be
returned to the requesting agent are defined as follows:
Response
Code
Name
Description
0
1
–
3
4
5
6
7
8-Fh
resp_complete
reserved
resp_conflict_error
resp_data_error
resp_type_error
resp_address_error
reserved
Node successfully completed requested operation
Resource conflict detected by responding agent.
Request may be retried.
Hardware error. Data not available.
Field within request packet header contains un
supported or invalid vallue.
Address location within specified node not accessible
7.1.2
The block-transmit format is shown in Figure 7
–
3 and is described in Table 7
–
2. The first quadlet contains
packet-control information. The second and third quadlets contain the 64-bit address. The first 16 bits of the
fourth quadlet contains the dataLength field. This is the number of bytes of data in the packet. The remaining
16 bits represent the extended_tCode field (see Table 6
–
11 of the IEEE
–
1394 standard for more information
on extended_tCodes). The block data, if any, follows the extended_tCode.
Block Transmit
相關PDF資料
PDF描述
TSB12LV01B-EP FPGA (Field-Programmable Gate Array)
TSB12LV01BPZ FPGA (Field-Programmable Gate Array)
TSB12LV26-EP 672-pin FineLine BGA
TSB12LV22PZP OHCI-Lynx PCI-BASED IEEE 1394 HOST CONTROLLER
TSB12LV26PZ OHCI-Lynx PCI-BASED IEEE 1394 HOST CONTROLLER
相關代理商/技術參數(shù)
參數(shù)描述
TSB12LV32I 制造商:TI 制造商全稱:Texas Instruments 功能描述:IEEE 1394-1995 and P1394a Compliant General-Purpose Link-Layer Controller
TSB12LV32IPZ 功能描述:1394 接口集成電路 General-Purpose Link Layer Cntrlr RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray
TSB12LV32IPZEP 制造商:Texas Instruments 功能描述:1394 I-TEMP 1394 GENERAL-PURPOSE LINK LAYER CONTROLLER (GP2L - Rail/Tube
TSB12LV32IPZG4 功能描述:1394 接口集成電路 General Purpose Link Layer Cntrlr RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray
TSB12LV32PZ 功能描述:1394 接口集成電路 General-Purpose Link Layer Cntrlr RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*