參數(shù)資料
型號(hào)： TSB12LV32-EP
英文描述： IC APEX 20KE FPGA 100K 324-FBGA
中文描述： 軍事增強(qiáng)塑料電機(jī)及電子學(xué)工程師聯(lián)合會(huì)1394-1995和P1394a兼容通用鏈路層控制器
文件頁(yè)數(shù)： 31/106頁(yè)
文件大小： 605K
代理商： TSB12LV32-EP
2
–
15
2.2.9
Phy Access Register at 24h
0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27
29 30 31
28
R
PHYRGAD
PHYRGDATA
PHYRXAD
PHYRXDATA
W
The Phy access register allows access to the registers in the attached Phy. The most significant 16 bits send
read and write requests to the Phy registers. The least significant 16 bits are for the Phy to respond to a read
request sent by the TSB12LV32. The Phy access register also allows the Phy interface to send information
back to the TSB12LV32. When the Phy interface sends new information to the TSB12LV32, the Phy
register-information-receive (PhyRRx) interrupt is set. The Phy acess register is at address 24h and is a
read/write register. The power-up reset value of this register =
0000_0000
’
h
.
BIT
NUMBER
BIT NAME
FUNCTION
DIR
DESCRIPTION
0
RDPHY
Read Phy
register
R/W
When RDPHY is set, the TSB12LV32 sends a read register
request with the address equal to the PHYRGAD field to the Phy
interface. This bit is cleared when the request is sent.
1
WRPHY
Write Phy
register
R/W
When WRPHY is set, the TSB12LV32 sends a write register
request with the address equal to the PHYRGAD field to the Phy
interface. This bit is cleared when the request is sent.
2
–
3
RESERVED
RESERVED
4
–
7
PHYRGAD
Phy-register
address
R/W
PHYRGAD is the address of the Phy register that is to be
accessed.
8
–
15
PHYRGDATA
Phy-register
data
R/W
PHYRGDATA is the data to be written to the Phy register
indicated in PHYRGAD.
16
–
19
RESERVED
RESERVED
20
–
23
PHYRXAD
Phy-register
received ad-
dress
R/W
PHYRXAD is the address of the register from which
PHYRXDATA came. For testing, these bits can be set only when
the REGRW bit has been set in the diagnostics register at20h.
24
–
31
PHYRXDATA
Phy-register
received
data
R/W
PHYRXDATA contains the data from the register addressed by
PHYRXAD. For testing, these bits can be set only when the
REGRW bit has been set in the diagnostics register at20h.
2.2.10
These registers are reserved for future use.
Reserved Registers at 28h
–
2Ch
相關(guān)PDF資料
PDF描述
TSB12LV01B-EP FPGA (Field-Programmable Gate Array)
TSB12LV01BPZ FPGA (Field-Programmable Gate Array)
TSB12LV26-EP 672-pin FineLine BGA
TSB12LV22PZP OHCI-Lynx PCI-BASED IEEE 1394 HOST CONTROLLER
TSB12LV26PZ OHCI-Lynx PCI-BASED IEEE 1394 HOST CONTROLLER
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TSB12LV32I 制造商:TI 制造商全稱:Texas Instruments 功能描述:IEEE 1394-1995 and P1394a Compliant General-Purpose Link-Layer Controller
TSB12LV32IPZ 功能描述:1394 接口集成電路 General-Purpose Link Layer Cntrlr RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray
TSB12LV32IPZEP 制造商:Texas Instruments 功能描述:1394 I-TEMP 1394 GENERAL-PURPOSE LINK LAYER CONTROLLER (GP2L - Rail/Tube
TSB12LV32IPZG4 功能描述:1394 接口集成電路 General Purpose Link Layer Cntrlr RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray
TSB12LV32PZ 功能描述:1394 接口集成電路 General-Purpose Link Layer Cntrlr RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*