- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄365967 > TSB12LV32-EP IC APEX 20KE FPGA 100K 324-FBGA PDF資料下載
參數(shù)資料
| 型號(hào)： | TSB12LV32-EP |
| 英文描述： | IC APEX 20KE FPGA 100K 324-FBGA |
| 中文描述： | 軍事增強(qiáng)塑料電機(jī)及電子學(xué)工程師聯(lián)合會(huì)1394-1995和P1394a兼容通用鏈路層控制器 |
| 文件頁數(shù)： | 95/106頁 |
| 文件大?。?/td> | 605K |
| 代理商： | TSB12LV32-EP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁當(dāng)前第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁
8
–
2
transfer. When the TSB41LV03A is in control of the D0
–
D7 bus, unused Dn terminals are driven low during
S100 and S200 operations. When the TSB12LV32 is in control of the D0
–
D7 bus, unused Dn terminals are
ignored by the TSB41LV03A.
The LREQ terminal is controlled by the TSB12LV32 to send serial service requests to the Phy in order to
request access to the serial-bus for packet transmission, read or write Phy registers, or control arbitration
acceleration.
The LPS and LINKON terminals are used for power management of the Phy and TSB12LV32. The LPS
terminal indicates the power status of the TSB12LV32, and may be used to reset the Phy-LLC interface or
to disable SYSCLK. The C/LKON terminal is used to send a wake-up notification to the TSB12LV32 and
to indicate an interrupt to the TSB12LV32 when either LPS is inactive or the Phy register LCtrl bit is zero.
The DIRECT and ISO terminals are used to enable the output differentiation logic on the CTL0
–
CTL1 and
D0
–
D7 terminals. Output differentiation is required when an Annex J type isolation barrier is implemented
between the Phy and TSB12LV32.
The TSB41LV03A normally controls the CTL0
–
CTL1 and D0
–
D7 bidirectional buses. The TSB12LV32 is
allowed to drive these buses only after the TSB12LV32 has been granted permission to do so by the Phy.
There are four operations that may occur on the Phy-LLC interface: link service request, status transfer, data
transmit, and data receive. The TSB12LV32 issues a service request to read or write a Phy register, to
request the Phy to gain control of the serial-bus in order to transmit a packet, or to control arbitration
acceleration.
The Phy may initiate a status transfer either autonomously or in response to a register read request from
the TSB12LV32. The Phy initiates a receive operation whenever a packet is received from the serial-bus.
The Phy initiates a transmit operation after winning control of the serial-bus following a bus-request by the
TSB12LV32. The transmit operation is initiated when the Phy grants control of the interface to the
TSB12LV32.
The encoding of the CTL0
–
CTL1 bus is shown in Table 8
–
1 and Table 8
–
2.
Table 8
–
1. CTL Encoding When the Phy Has Control of the Bus
CTL0
CTL1
NAME
DESCRIPTION
0
0
Idle
No activity (this is the default mode)
0
1
Status
Status information is being sent from the Phy to the TSB12LV32.
1
0
Receive
An incoming packet is being sent from the Phy to the TSB12LV32.
1
1
Grant
The TSB12LV32 has been given control of the bus to send an outgoing packet.
Table 8
–
2. CTL Encoding When the TSB12LV32 Has Control of the Bus
CTL0
CTL1
NAME
DESCRIPTION
0
0
Idle
The TSB12LV32 releases the bus (transmission has been completed)
0
1
Hold
The TSB12LV32 is holding the bus while data is being prepared for transmission, or
indicating that another packet is to be transmitted (concatenated) without arbitrating
1
0
Transmit
An outgoing packet is being sent from the TSB12LV32 to the Phy.
1
1
Reserved
Reserved
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TSB12LV01B-EP | FPGA (Field-Programmable Gate Array) |
| TSB12LV01BPZ | FPGA (Field-Programmable Gate Array) |
| TSB12LV26-EP | 672-pin FineLine BGA |
| TSB12LV22PZP | OHCI-Lynx PCI-BASED IEEE 1394 HOST CONTROLLER |
| TSB12LV26PZ | OHCI-Lynx PCI-BASED IEEE 1394 HOST CONTROLLER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TSB12LV32I | 制造商:TI 制造商全稱:Texas Instruments 功能描述:IEEE 1394-1995 and P1394a Compliant General-Purpose Link-Layer Controller |
| TSB12LV32IPZ | 功能描述:1394 接口集成電路 General-Purpose Link Layer Cntrlr RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray |
| TSB12LV32IPZEP | 制造商:Texas Instruments 功能描述:1394 I-TEMP 1394 GENERAL-PURPOSE LINK LAYER CONTROLLER (GP2L - Rail/Tube |
| TSB12LV32IPZG4 | 功能描述:1394 接口集成電路 General Purpose Link Layer Cntrlr RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray |
| TSB12LV32PZ | 功能描述:1394 接口集成電路 General-Purpose Link Layer Cntrlr RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。