- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄365967 > TSB12LV32-EP IC APEX 20KE FPGA 100K 324-FBGA PDF資料下載
參數(shù)資料
| 型號： | TSB12LV32-EP |
| 英文描述： | IC APEX 20KE FPGA 100K 324-FBGA |
| 中文描述： | 軍事增強(qiáng)塑料電機(jī)及電子學(xué)工程師聯(lián)合會1394-1995和P1394a兼容通用鏈路層控制器 |
| 文件頁數(shù)： | 33/106頁 |
| 文件大小： | 605K |
| 代理商： | TSB12LV32-EP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁當(dāng)前第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁
2
–
17
2.2.12
Bus Reset Register at 34h
0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27
29 30 31
28
N
NODECNT
R
C
IRMNODEID
BUS NUMBER
NODE NUMBER
The power-up reset value of this register =
81BF_FFC0
’
h
.
NOTE:
The power-up reset value shown above assumes one node on the bus only. A
P1394a compliant Phy is assumed to be attached to the TSB12LV32. If a
1394-1995 Phy is attached to the TSB12LV32 link, the NODECNT filed will be 0.
This is due to the fact that a 1394-1995 compliant Phy does not report its self-ID
packet back to the local link.
BIT
NUMBER
BIT NAME
FUNCTION
DIR
DESCRIPTION
0
NRIDVAL
Valid
R
When set, NRIDVAL indicates that the Node ID, IRM Node ID,
Node Count, and Root information are valid. This bit is read
only.
1
RESERVED
Reserved
2
–
7
NODECNT
Node count
R
NODECNT contains the number of nodes detected in the
system. This field is loaded with 1 following a power-on reset.
The NODECNT field is read only.
8
ROOT
Root
R
Root is set when the current node is the root node. This bit is
read only.
9
CONTENDER
Contender
R
Contender contains the status of the TSB12LV32 CONTNDR
terminal. This bit is read only.
10
–
15
IRMNODEID
IRM node
identification
R
IRMNODEID is the isochronous resource manager node
identification. If there is no IRM node present on the bus,
these bits will be equal to 3Fh. These bits are read only.
16
–
25
BUSNUMBER
Bus number
R/W
BUSNUMBER is the 10-bit IEEE-1212 bus number. These
bits are set to 3FFh when RBUSNUM is set and there is a bus
reset.
26
–
31
NODENUMBER
Node
number
R/W
NODENUMBER is the node number of the current node.
These bits are automatically updated following a bus reset. To
change the node number of this node (spoofing), the
TESTMODE terminal must be set high.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TSB12LV01B-EP | FPGA (Field-Programmable Gate Array) |
| TSB12LV01BPZ | FPGA (Field-Programmable Gate Array) |
| TSB12LV26-EP | 672-pin FineLine BGA |
| TSB12LV22PZP | OHCI-Lynx PCI-BASED IEEE 1394 HOST CONTROLLER |
| TSB12LV26PZ | OHCI-Lynx PCI-BASED IEEE 1394 HOST CONTROLLER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TSB12LV32I | 制造商:TI 制造商全稱:Texas Instruments 功能描述:IEEE 1394-1995 and P1394a Compliant General-Purpose Link-Layer Controller |
| TSB12LV32IPZ | 功能描述:1394 接口集成電路 General-Purpose Link Layer Cntrlr RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray |
| TSB12LV32IPZEP | 制造商:Texas Instruments 功能描述:1394 I-TEMP 1394 GENERAL-PURPOSE LINK LAYER CONTROLLER (GP2L - Rail/Tube |
| TSB12LV32IPZG4 | 功能描述:1394 接口集成電路 General Purpose Link Layer Cntrlr RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray |
| TSB12LV32PZ | 功能描述:1394 接口集成電路 General-Purpose Link Layer Cntrlr RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。