參數(shù)資料
型號(hào)： TSB12LV32-EP
英文描述： IC APEX 20KE FPGA 100K 324-FBGA
中文描述： 軍事增強(qiáng)塑料電機(jī)及電子學(xué)工程師聯(lián)合會(huì)1394-1995和P1394a兼容通用鏈路層控制器
文件頁(yè)數(shù)： 66/106頁(yè)
文件大?。?/td> 605K
代理商： TSB12LV32-EP
5
–
10
5.1.4.2
Asynchronous Packet Transmit Without Automatic Header Insertion
In this mode, the packet headers and data information are loaded through the data mover port. This mode
is sometimes called asynchronous packet transmit with manual header insertion. This is because the
header quadlets are not preloaded into the header registers via the microcontroller interface. Instead, they
are inserted
manually
into the data stream at the same time as the rest of the packet. The following steps
further illustrate the process:
Step 1:
Asynchronous header quadlets (3 quadlets in quadlet receive mode and 4 quadlets in block
receive mode) are fetched into the header registers through the data mover port.
Step 2:
The header quadlets are then forwarded to the transmitter of the link core.
Step 3:
Packet data (payload only) is transmitted through the data mover directly to the transmitter
of the link core.
Step 4:
Asynchronous packet is sent to the 1394 bus through the Phy.
CFR REGISTER
Step 4
Header0 Register at 38h
LINK CORE
Transmitter
Receiver
Quadlet#0
Packet sent
to 1394 bus
through the
Phy
Header1 Register at 3Ch
Quadlet#1
Header2 Register at 40h
Quadlet#2
Header3 Register at 42h
Quadlet#3
Data
Mover
Port
Step 3 (packet data)
Step 2
Step 3
(package data)
Step 1
(headers fetched)
Step 1
(Headers supplied)
Figure 5
–
12. Asynchronous Transmit Without Auto Header Insertion
5.2
Data Mover Modes of Operation
The data mover (DM) port in the GP2Lynx is meant to handle an external memory interface of large data
packets. The port can be configured to either transmit or receive data packets. The data can be either
asynchronous or isochronous packets. All traffic through the data mover is synchronous to the rising edge
of DMCLK. DMCLK is an output signal at 25 MHz.
The data mover operates by setting the DM control registers. If the DM is configured for transmit mode, it
waits for DMREADY to be asserted before it can drive DMDONE low and fetch the entire block of data one
packet at a time. Upon transmitting the last packet in the block, the DM will drive DMDONE high for a
minimum of one DMCLK cycle (~ 40 ns). The next DMCLK cycle in which DMDONE finds DMREADY high,
the process will be restarted.
The data mover has eight modes of operation which are specified by the DMASYNC, DMHDR, and DMRX
bits in the DM control register at 04h. Table 5
–
1 shows all the DM modes of operation.
相關(guān)PDF資料
PDF描述
TSB12LV01B-EP FPGA (Field-Programmable Gate Array)
TSB12LV01BPZ FPGA (Field-Programmable Gate Array)
TSB12LV26-EP 672-pin FineLine BGA
TSB12LV22PZP OHCI-Lynx PCI-BASED IEEE 1394 HOST CONTROLLER
TSB12LV26PZ OHCI-Lynx PCI-BASED IEEE 1394 HOST CONTROLLER
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TSB12LV32I 制造商:TI 制造商全稱:Texas Instruments 功能描述:IEEE 1394-1995 and P1394a Compliant General-Purpose Link-Layer Controller
TSB12LV32IPZ 功能描述:1394 接口集成電路 General-Purpose Link Layer Cntrlr RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray
TSB12LV32IPZEP 制造商:Texas Instruments 功能描述:1394 I-TEMP 1394 GENERAL-PURPOSE LINK LAYER CONTROLLER (GP2L - Rail/Tube
TSB12LV32IPZG4 功能描述:1394 接口集成電路 General Purpose Link Layer Cntrlr RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray
TSB12LV32PZ 功能描述:1394 接口集成電路 General-Purpose Link Layer Cntrlr RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*