- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377799 > LXT971A (Intel Corp.) 3.3V Dual-Speed Fast Ethernet PHY Transceiver PDF資料下載
參數(shù)資料
| 型號： | LXT971A |
| 廠商： | Intel Corp. |
| 英文描述： | 3.3V Dual-Speed Fast Ethernet PHY Transceiver |
| 中文描述： | 3.3雙速快速以太網(wǎng)物理層收發(fā)器 |
| 文件頁數(shù)： | 16/90頁 |
| 文件大小： | 568K |
| 代理商： | LXT971A |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁當前第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁
LXT971A 3.3V Dual-Speed Fast Ethernet Transceiver
16
Datasheet
Document #: 249414
Revision #: 002
Rev. Date: August 7, 2002
2.0
Signal Descriptions
Note:
Intel recommends that all inputs and multi-function pins be tied to the inactive states and all
outputs be left floating, if unused.
Table 2. LXT971A MII Signal Descriptions
PBGA
Pin#
LQFP
Pin#
Symbol
Type
1
Signal Description
Data Interface Pins
A3
B3
C4
A4
60
59
58
57
TXD3
TXD2
TXD1
TXD0
I
Transmit Data
. TXD is a bundle of parallel data signals that are
driven by the MAC. TXD<3:0> transitions synchronously with
respect to the TX_CLK. TXD<0> is the least significant bit.
B4
56
TX_EN
I
Transmit Enable
. The MAC asserts this signal when it drives valid
data on TXD. This signal must be synchronized to TX_CLK.
C5
55
TX_CLK
O
Transmit Clock
. TX_CLK is sourced by the PHY in both 10 and
100 Mbps operations.
2.5 MHz for 10 Mbps operation, 25 MHz for 100 Mbps operation.
D6
C8
B8
A8
45
46
47
48
RXD3
RXD2
RXD1
RXD0
O
Receive Data
. RXD is a bundle of parallel signals that transition
synchronously with respect to the RX_CLK. RXD<0> is the least
significant bit.
A7
49
RX_DV
O
Receive Data Valid
. The LXT971A asserts this signal when it drives
valid data on RXD. This output is synchronous to RX_CLK.
A5
53
RX_ER
O
Receive Error
. Signals a receive error condition has occurred.
This output is synchronous to RX_CLK.
B5
54
TX_ER
I
Transmit Error
. Signals a transmit error condition. This signal must
be synchronized to TX_CLK.
B6
52
RX_CLK
O
Receive Clock
. 25 MHz for 100 Mbps operation, 2.5 MHz for
10 Mbps operation. Refer to
“Clock Requirements” on page 26
in
Section 3.0, “Functional Description”
.
B2
62
COL
O
Collision Detected
. The LXT971A asserts this output when a
collision is detected. This output remains High for the duration of the
collision. This signal is asynchronous and is inactive during full-
duplex operation.
A2
63
CRS
O
Carrier Sense
. During half-duplex operation (Register bit 0.8 = 0),
the LXT971A asserts this output when either transmitting or
receiving data packets. During full-duplex operation (Register bit 0.8
= 1), CRS is asserted only during receive. CRS assertion is
asynchronous with respect to RX_CLK. CRS is de-asserted on loss
of carrier, synchronous to RX_CLK.
1. Type Column Coding: I = Input, O = Output, A = Analog, OD = Open Drain
相關PDF資料 |
PDF描述 |
|---|---|
| LXT972A | 3.3V Dual-Speed Fast Ethernet Transceiver Datasheet |
| LXT972ALC | 3.3V Dual-Speed Fast Ethernet Transceiver Datasheet |
| LXT972M | Single-Port 10/100 Mbps PHY Transceiver |
| LXT9763 | Fast Ethernet 10/100 Hex Transceiver with Full MII |
| LXT9763HC | LAN TRANSCEIVER|HEX|QFP|208PIN|PLASTIC |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| LXT971ABC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LAN TRANSCEIVER|SINGLE|CMOS|BGA|64PIN|PLASTIC |
| LXT971ABE | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:3.3V Dual-Speed Fast Ethernet PHY Transceiver |
| LXT971ALC | 制造商:Intel 功能描述:LAN Transceiver, Single, 64 Pin, Plastic, QFP 制造商:Intellon Corporation 功能描述:LAN Transceiver, Single, 64 Pin, Plastic, QFP 制造商:Level One 功能描述:LAN Transceiver, Single, 64 Pin, Plastic, QFP |
| LXT971ALE | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:3.3V Dual-Speed Fast Ethernet PHY Transceiver |
| LXT971LC | 制造商:Intel 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。