- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377799 > LXT971A (Intel Corp.) 3.3V Dual-Speed Fast Ethernet PHY Transceiver PDF資料下載
參數(shù)資料
| 型號(hào)： | LXT971A |
| 廠商： | Intel Corp. |
| 英文描述： | 3.3V Dual-Speed Fast Ethernet PHY Transceiver |
| 中文描述： | 3.3雙速快速以太網(wǎng)物理層收發(fā)器 |
| 文件頁(yè)數(shù)： | 81/90頁(yè) |
| 文件大小： | 568K |
| 代理商： | LXT971A |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)當(dāng)前第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)
LXT971A 3.3V Dual-Speed Fast Ethernet Transceiver
Datasheet
Document #: 249414
Revision #: 002
Rev. Date: August 7, 2002
81
Table 52. Configuration Register (Address 16, Hex 10)
Bit
Name
Description
Type
1
Default
16.15
Reserved
Write as zero, ignore on read.
R/W
0
16.14
Force Link Pass
1 = Force Link pass
0 = Normal operation
R/W
0
16.13
Transmit Disable
1 = Disable Twisted Pair transmitter
0 = Normal Operation
R/W
0
16.12
Bypass Scrambler
(100BASE-TX)
1 = Bypass Scrambler and Descrambler
0 = Normal Operation
R/W
0
16.11
Reserved
Ignore
R/W
0
16.10
Jabber
(10BASE-T)
1 = Disable Jabber Correction
0 = Normal operation
R/W
0
16.9
SQE
(10BASE-T)
1 = Enable Heart Beat
0 = Disable Heart Beat
R/W
0
16.8
TP Loopback
(10BASE-T)
1 = Disable TP loopback during half-duplex
operation
0 = Normal Operation
R/W
0
16.7
CRS Select
(10BASE-T)
1 = CRS deassert extends to RX_DV deassert
0 = Normal Operation
R/W
1
16.6
Sleep Mode
1 = Enable Sleep Mode
0 = Disable Sleep Mode
R/W
Note 2
16.5
PRE_EN
Preamble Enable.
0 = Set RX_DV high coincident with SFD.
1 = Set RX_DV high and RXD = preamble when
CRS is asserted.
R/W
0
16.4:3
Sleep Timer
00 = 3.04 seconds
01 = 2.00 seconds
10 = 1.04 seconds
R/W
00
16.2
Fault Code
Enable
1 = Enable FEFI transmission
0 = Disable FEFI transmission
R/W
1
16.1
Alternate NP
feature
1 = Enable alternate auto negotiate next page
feature.
0 = Disable alternate auto negotiate next page
feature
R/W
0
16.0
Fiber Select
1 = Select fiber mode.
0 = Select TP mode.
R/W
Note 3
1. R/W = Read /Write
LHR = Latches High on Reset
2. The default value of Register bit 16.6 is determined by the state of the SLEEP pin 32/H7.
3. The default value of Register bit 16.0 is determined by pin 26/G2 (SD/TP).
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LXT972A | 3.3V Dual-Speed Fast Ethernet Transceiver Datasheet |
| LXT972ALC | 3.3V Dual-Speed Fast Ethernet Transceiver Datasheet |
| LXT972M | Single-Port 10/100 Mbps PHY Transceiver |
| LXT9763 | Fast Ethernet 10/100 Hex Transceiver with Full MII |
| LXT9763HC | LAN TRANSCEIVER|HEX|QFP|208PIN|PLASTIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LXT971ABC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LAN TRANSCEIVER|SINGLE|CMOS|BGA|64PIN|PLASTIC |
| LXT971ABE | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:3.3V Dual-Speed Fast Ethernet PHY Transceiver |
| LXT971ALC | 制造商:Intel 功能描述:LAN Transceiver, Single, 64 Pin, Plastic, QFP 制造商:Intellon Corporation 功能描述:LAN Transceiver, Single, 64 Pin, Plastic, QFP 制造商:Level One 功能描述:LAN Transceiver, Single, 64 Pin, Plastic, QFP |
| LXT971ALE | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:3.3V Dual-Speed Fast Ethernet PHY Transceiver |
| LXT971LC | 制造商:Intel 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。