參數(shù)資料
型號(hào)： LXT971A
廠商： Intel Corp.
英文描述： 3.3V Dual-Speed Fast Ethernet PHY Transceiver
中文描述： 3.3雙速快速以太網(wǎng)物理層收發(fā)器
文件頁(yè)數(shù)： 79/90頁(yè)
文件大小： 568K
代理商： LXT971A
LXT971A 3.3V Dual-Speed Fast Ethernet Transceiver
Datasheet
Document #: 249414
Revision #: 002
Rev. Date: August 7, 2002
79
Table 49. Auto-Negotiation Expansion (Address 6)
Bit
Name
Description
Type
1
Default
6.15:6
Reserved
Ignore on read.
RO
0
6.5
Base Page
This bit indicates the status of the auto-negotiation
variable base page. It flags synchronization with the
auto-negotiation state diagram, allowing detection of
interrupted links. This bit is only used if Register bit
16.1 (Alternate NP feature) is set.
1 = Base page = true
0 = Base page = false
RO/
LH
0
6.4
Parallel
Detection Fault
1 = Parallel detection fault has occurred.
0 = Parallel detection fault has not occurred.
RO/
LH
0
6.3
Link Partner
Next Page Able
1 = Link partner is next page able.
0 = Link partner is not next page able.
RO
0
6.2
Next Page Able
1 = Local device is next page able.
0 = Local device is not next page able.
RO
1
6.1
Page Received
1 = Indicates that a new page has been received and
the received code word has been loaded into Register
5 (Base Pages) or Register 8 (Next Pages) as specified
in Clause 28 of IEEE 802.3. This bit is cleared on Read.
If Register bit 16.1 is set, the Page Received bit is also
cleared when mr_page_rx = false or transmit_disable =
true.
RO
LH
0
6.0
Link Partner A/N
Able
1 = Link partner is auto-negotiation able.
0 = Link partner is not auto-negotiation able.
RO
0
1. RO = Read Only LH = Latching High
Table 50. Auto-Negotiation Next Page Transmit Register (Address 7)
Bit
Name
Description
Type
1
Default
7.15
Next Page
(NP)
1 = Additional next pages follow
0 = Last page
R/W
0
7.14
Reserved
Write as 0, ignore on read
RO
0
7.13
Message Page
(MP)
1 = Message page
0 = Unformatted page
R/W
1
7.12
Acknowledge 2
(ACK2)
1 = Complies with message
0 = Cannot comply with message
R/W
0
7.11
Toggle
(T)
1 = Previous value of the transmitted Link Code
Word equalled logic zero
0 = Previous value of the transmitted Link Code
Word equalled logic one
R/W
0
7.10:0
Message/Unformatted
Code Field
R/W
00000000
001
1. RO = Read Only. R/W = Read/Write
相關(guān)PDF資料
PDF描述
LXT972A 3.3V Dual-Speed Fast Ethernet Transceiver Datasheet
LXT972ALC 3.3V Dual-Speed Fast Ethernet Transceiver Datasheet
LXT972M Single-Port 10/100 Mbps PHY Transceiver
LXT9763 Fast Ethernet 10/100 Hex Transceiver with Full MII
LXT9763HC LAN TRANSCEIVER|HEX|QFP|208PIN|PLASTIC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LXT971ABC 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:LAN TRANSCEIVER|SINGLE|CMOS|BGA|64PIN|PLASTIC
LXT971ABE 制造商:INTEL 制造商全稱(chēng):Intel Corporation 功能描述:3.3V Dual-Speed Fast Ethernet PHY Transceiver
LXT971ALC 制造商:Intel 功能描述:LAN Transceiver, Single, 64 Pin, Plastic, QFP 制造商:Intellon Corporation 功能描述:LAN Transceiver, Single, 64 Pin, Plastic, QFP 制造商:Level One 功能描述:LAN Transceiver, Single, 64 Pin, Plastic, QFP
LXT971ALE 制造商:INTEL 制造商全稱(chēng):Intel Corporation 功能描述:3.3V Dual-Speed Fast Ethernet PHY Transceiver
LXT971LC 制造商:Intel 功能描述:
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*