- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄377799 > LXT971A (Intel Corp.) 3.3V Dual-Speed Fast Ethernet PHY Transceiver PDF資料下載
參數(shù)資料
| 型號(hào)： | LXT971A |
| 廠商： | Intel Corp. |
| 英文描述： | 3.3V Dual-Speed Fast Ethernet PHY Transceiver |
| 中文描述： | 3.3雙速快速以太網(wǎng)物理層收發(fā)器 |
| 文件頁(yè)數(shù)： | 18/90頁(yè) |
| 文件大?。?/td> | 568K |
| 代理商： | LXT971A |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)當(dāng)前第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)
LXT971A 3.3V Dual-Speed Fast Ethernet Transceiver
18
Datasheet
Document #: 249414
Revision #: 002
Rev. Date: August 7, 2002
Table 4. LXT971A Miscellaneous Signal Descriptions
PBGA
Pin#
LQFP
Pin#
Symbol
Type
1
Signal Description
D1
D2
5
6
TxSLEW0
TxSLEW1
I
Tx Output Slew Controls 0 and 1
. These pins select the TX
output slew rate (rise and fall time) as follows:
TxSLEW1
TxSLEW0
Slew Rate (Rise and Fall Time)
0
0
3.0 ns
0
1
3.4 ns
1
0
3.9 ns
1
1
4.4 ns
C2
4
RESET
I
Reset
. This active Low input is OR’ed with the control
register Reset bit (Register bit 0.15). The LXT971A reset
cycle is extended to 258
μ
s (nominal) after reset is de-
asserted.
G1
F1
F2
E2
E1
16
15
14
13
12
ADDR4
ADDR3
ADDR2
ADDR1
ADDR0
I
I
I
I
I
Address <4:0>
. Sets device address.
H1
17
RBIAS
AI
Bias
. This pin provides bias current for the internal circuitry.
Must be tied to ground through a 22.1 k
, 1% resistor.
H8
33
PAUSE
I
Pause
. When set High, the LXT971A advertises Pause
capabilities during auto-negotiation.
H7
32
SLEEP
I
Sleep
. When set High, this pin enables the LXT971A to go
into a low-power sleep mode. The value of this pin can be
overridden by Register bit 16.6 when in managed mode.
E8
39
PWRDWN
I
Power Down
. When set High, this pin puts the LXT971A in a
power-down mode.
B1
C1
1
2
REFCLK/XI
XO
I
O
Crystal Input and Output
. A 25 MHz crystal oscillator circuit
can be connected across XI and XO. A clock can also be
used at XI. Refer to
“Clock Requirements” on page 26
in the
Functional Description section.
B7, C7
D7
9, 10
44
N/C
-
No Connection
.
These pins are not used and should not be
terminated.
1. Type Column Coding: I = Input, O = Output, A = Analog, OD = Open Drain.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LXT972A | 3.3V Dual-Speed Fast Ethernet Transceiver Datasheet |
| LXT972ALC | 3.3V Dual-Speed Fast Ethernet Transceiver Datasheet |
| LXT972M | Single-Port 10/100 Mbps PHY Transceiver |
| LXT9763 | Fast Ethernet 10/100 Hex Transceiver with Full MII |
| LXT9763HC | LAN TRANSCEIVER|HEX|QFP|208PIN|PLASTIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LXT971ABC | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:LAN TRANSCEIVER|SINGLE|CMOS|BGA|64PIN|PLASTIC |
| LXT971ABE | 制造商:INTEL 制造商全稱(chēng):Intel Corporation 功能描述:3.3V Dual-Speed Fast Ethernet PHY Transceiver |
| LXT971ALC | 制造商:Intel 功能描述:LAN Transceiver, Single, 64 Pin, Plastic, QFP 制造商:Intellon Corporation 功能描述:LAN Transceiver, Single, 64 Pin, Plastic, QFP 制造商:Level One 功能描述:LAN Transceiver, Single, 64 Pin, Plastic, QFP |
| LXT971ALE | 制造商:INTEL 制造商全稱(chēng):Intel Corporation 功能描述:3.3V Dual-Speed Fast Ethernet PHY Transceiver |
| LXT971LC | 制造商:Intel 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。