參數(shù)資料
型號： P8XC591
廠商： NXP Semiconductors N.V.
英文描述： HiRel FPGA, Low-Power 1.0?? CMOS Technology
中文描述： 單芯片8 - CAN控制器位微控制器
文件頁數(shù)： 39/160頁
文件大?。?/td> 601K
代理商： P8XC591
2000 Jul 26
39
Philips Semiconductors
Preliminary Specification
Single-chip 8-bit microcontroller with CAN controller
P8xC591
Notes to Table
16
:
1.
A Wake-Up Interrupt is also generated, if the CPU tries to set the Sleep bit while the CAN controller is involved in bus
activities or a CAN Interrupt is pending.
2.
In order to support high priority messages, the Receive Interrupt is forced immediately upon a received message,
which has passed successfully an acceptance filter with high priority (see acceptance filter section). As long as only
messages are received via low priority acceptance filters, the receive interrupt is not forced until the FIFO is filled
with more bytes than programmed in the Rx Interrupt Level Register.
The Receive Interrupt Bit is not cleared upon a read access to the Interrupt Register. Giving the Command “Release
Receive Buffer” will clear RI temporarily. If there is another message available within the FIFO after the release
command, RI is set again. Otherwise RI keeps cleared.
12.5.6
I
NTERRUPT
E
NABLE
R
EGISTER
(IER)
The register allows to enable different types of interrupt sources which are signalled to the CPU. The Interrupt Enable
Register appears to the CPU as a read / write memory.
Table 17
Interrupt Enable Register (IER) CAN Addr. 4, bit interpretation
BIT
SYMBOL
NAME
VALUE
FUNCTION
IER.7
BEIE
Bus Error
Interrupt Enable
1 (enabled)
If a bus error has been detected, the CAN controller requests
the respective interrupt.
0 (disabled)
1 (enabled)
IER.6
ALIE
Arbitration Lost
Interrupt Enable
If the CAN controller has lost arbitration, the respective interrupt
is requested.
0 (disabled)
1 (enabled)
IER.5
EPIE
Error Passive
Interrupt Enable
If the error status of the CAN controller changes from error
active to error passive or vice versa, the respective interrupt is
requested.
0 (disabled)
1 (enabled)
IER.4
WUIE
Wake-UpInterrupt
Enable
If the sleeping CAN controller wakes up, the respective interrupt
is requested.
0 (disabled)
1 (enabled)
IER.3
DOIE
Data Overrun
Interrupt Enable
If the Data Overrun Status bit is set (see Status Register), the
CAN controller requests the respective interrupt.
0 (disabled)
1 (enabled)
IER.2
EIE
Error Interrupt
Enable
If the Error or Bus Status change (see Status Register), the
CAN controller requests the respective interrupt.
0 (disabled)
1 (enabled)
IER.1
TIE
Transmit Interrupt
Enable
When a message has been successfully transmitted or the
Transmit Buffer is accessible again, (e.g. after an Abort
Transmission command) the CAN controller requests the
respective interrupt.
0 (disabled)
1 (enabled)
IER.0
RIE
Receive Interrupt
Enable
When the Receive Buffer Status is ‘full’ the CAN controller
requests the respective interrupt.
0 (disabled)
相關(guān)PDF資料
PDF描述
P90CE201 16-bit microcontroller
P90CE201AEB 16-bit microcontroller
P9217 PbS photoconductive detector
P930 CdS photoconductive cell
PA025XSB This technical specification applies to 2.5inch color TFT-LCD panel.
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
P8XC592 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:8-bit microcontroller with on-chip CAN
P8XCE598 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:8-bit microcontroller with on-chip CAN
P8XCL580HFH 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Low voltage 8-bit microcontrollers with UART, I2C-bus and ADC
P8XCL580HFT 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Low voltage 8-bit microcontrollers with UART, I2C-bus and ADC
P8Z77 DELUXE 制造商:Asus 功能描述:P8Z77-V Deluxe ATX Motherboard
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*