![](http://datasheet.mmic.net.cn/Exar-Corporation/XRT79L71IB-F_datasheet_100145/XRT79L71IB-F_535.png)
PRELIMINARY
XRT79L71
520
REV. P2.0.0
1-CHANNEL DS3/E3 CLEAR-CHANNEL FRAMERLIU COMBO - CC/HDLC ARCHITECTURE
The Receive E3 Framer block will indicate that it is generating the Change in OOF Defect Condition Interrupt
by doing all of the following.
a. Asserting the Interrupt Request output pin (INT*), by pulling it "Low".
b. Setting Bit 3 (Change in OOF Defect Condition Interrupt Status), within the Receive E3 Interrupt Status
Register # 1 as depicted below.
What happens if the Receive E3 Framer block transitions back into the In-Frame State?
If the Receive E3 Framer block while operating in the OOF State is able to find/locate the FA1 and FA2 octets
within a User Selectable number of E3 frame periods, then it will transition back into the In-Frame State. The
Receive E3 Framer block will inform the Microprocessor of this occurrence by doing all of the following.
Clearing the OOF Defect Condition
The Receive E3 Framer block will indicate that it is clearing the OOF Defect Condition by setting Bit 5 (OOF
Defect Declared), within the Receive E3 Configuration and Status Register # 2, to "0" as depicted below.
Generating the Change in OOF Defect Condition Interrupt
The Receive E3 Framer block will indicate that it is declaring the Change in OOF Defect Condition Interrupt by
doing all of the following.
a. Asserting the Interrupt Request output pin (INT*), by pulling it "Low".
b. Setting Bit 3 (Change in OOF Defect Condition Interrupt Status), within the Receive E3 Interrupt Status
Register # 1 as depicted below.
Receive E3 Interrupt Status Register # 1 - G.832 (Direct Address = 0x1114)
BIT 7
BIT 6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
Unused
Change in
SSM MSG
Interrupt
Status
Change in
SSM OOS
Interrupt
Status
COFA
Interrupt
Status
Change in
OOF Defect
Condition
Interrupt
Status
Change in
LOF Defect
Condition
Interrupt
Status
Change in
LOS Defect
Condition
Interrupt
Status
Change in
AIS Defect
Condition
Interrupt
Status
R/O
RUR
0
1
0
Receive E3 Configuration and Status Register # 2 - G.832 (Direct Address = 0x1111)
BIT 7
BIT 6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
Receive LOF
Algo
LOF Defect
Declared
OOF Defect
Declared
LOS Defect
Declared
AIS Defect
Declared
RxPLD
Unstab
RxTMark
FERF Defect
Declared
R/W
R/O
0