VENDOR-SPECIFIC PCS REGISTERS (3.C000’H TO 3.C00E’H) Note (1): The default values may be overwritten by the Auto-Configure operation (See “Auto" />
參數(shù)資料
型號： BBT3821-JH
廠商： Intersil
文件頁數(shù)： 36/75頁
文件大小： 0K
描述： IC RE-TIMER OCTAL 192-BGA
標(biāo)準(zhǔn)包裝： 90
類型： 時鐘和數(shù)據(jù)恢復(fù)（CDR），多路復(fù)用器
PLL： 無
輸入： CML
輸出： CML，CMOS
電路數(shù)： 1
比率 - 輸入:輸出： 8:8
差分 - 輸入:輸出： 是/是
頻率 - 最大： 3.1875Gbps
電源電壓： 1.425 V ~ 2.5 V
工作溫度： 0°C ~ 70°C
安裝類型： 表面貼裝
封裝/外殼： 192-EBGA
供應(yīng)商設(shè)備封裝： 192-EBGA-B（17x17）
包裝： 托盤
41
VENDOR-SPECIFIC PCS REGISTERS (3.C000’H TO 3.C00E’H)
Note (1): The default values may be overwritten by the Auto-Configure operation (See “Auto-Configuring Control Registers” on page 16 and Table 92 for details).
Note (2): These bits are overridden by PCS XAUI_EN, see Table 64 and Table 65.
Note (3): These state machines are implemented according to 802.3ae-2002 clause 48.6.2.
Note (4): If the RCLKMODE bits are set to 10’b, the internal XGMII clock from the PCS to the PHY XS is set to the recovered clock. If the PCS Clock PSYNC bit is set
(the default), the recovered clock from Lane 0 is used for all four lanes, if cleared, or if the RCLKMODE bits are set to 01’b or 00’b, each lane uses its own
recovered clock. If the incoming data is NOT frequency-synchronous with the local reference clock, data will be corrupted (occasional characters will be lost,
or repeated).
Table 63. PCS CONTROL REGISTER 2
MDIO REGISTER ADDRESS = 3.49152 (3.C000’h)
BIT
NAME
SETTING
DEFAULT(1)
R/W
DESCRIPTION
3.49152.15:14
Test Mode
00’b
R/W
User should leave at 00’b
3.49152.13:12
Reserved
3.49152.11
PCS Clock PSYNC
1’b
R/W
1 = Synchronize/align four lanes
0 = Do not synchronize/align four lanes
3.49152.10
PCS CODECENA
0 = disable
1 = enable
1’b
R/W
Internal 8B/10B PCS Codec enable/disable
3.49152.9:8
PCS CDET[1:0]
Comma Detect
Select
11’b
R/W
These bits individually enable positive and negative
disparity “comma” detection.
11 = Enable both positive and negative comma detection
10 = Enable positive comma detection only
01 = Enable negative comma detection only
00 = Disable comma detection
3.49152.7
PCS
DSKW_SM_EN
0 = disable(2)
1 = enable
0’b
R/W
Enable De-skew state machine control (3) . Forced enabled
by XAUI_EN. May not operate correctly unless the
PCS_SYNC_EN bit is also set.
3.49152.6:5
PCS RCLKMODE(4) 11’b = Local
Reference Clock
11’b
R/W
Other values should only be used if incoming data is
frequency-synchronous with the local reference clock(4)
3.49152.4
PCS_SYNC_EN
0 = disable(2)
1 = enable
0’b
R/W
Enable 8b/10b PCS coding synchronized state machine(3)
to control the byte alignment (IEEE ‘code-group alignment’)
of the high speed de-serializer
3.49152.3
PCS IDLE_D_EN
1 = enabled
0 = disabled
1’b
R/W
Enables IDLE vs. NON-IDLE detection for lane-lane
alignment. Overridden by XAUI_EN, see Table 64
3.49152.2
PCS ELST_EN
1 = enabled
0 = disabled
1’b
R/W
Enable the elastic function of the receiver buffer
3.49152.1
PCS
A_ALIGN_DIS
1 = disabled(1)
0 = enabled
1’b
R/W
Receiver aligns data on incoming “/A/” characters (K28.3).
If disabled (default), receiver aligns data on IDLE to non-
IDLE transitions (if bit 3 set). Overridden by XAUI_EN, see
3.49152.0
PCS
CAL_EN
1 = enabled
0 = disabled
1’b
R/W
Enable de-skew calculator of receiver Align FIFO
Table 64. PCS CONTROL REGISTER 3
MDIO REGISTER ADDRESS = 3.49153 (3.C001’h)
BIT
NAME
SETTING
DEFAULT
R/W
DESCRIPTION
3.49153.15:12
Reserved
3.49153.11
PCS XAUI_EN
1 = enable
0 = disable
1’b(1)
R/W
Enables all XAUI features per 802.3ae-2002. It is
equivalent to setting the configuration bits listed in
Table 65 (but does not change the actual value of the
corresponding MDIO registers’ bits).
3.49153.10:8
Reserved
3.49153.7
EN_PCSLB_EN
0’b(1)
Enable 3.0.14 Loopback Control (2)
BBT3821
相關(guān)PDF資料
PDF描述
VE-2NP-IW-B1 CONVERTER MOD DC/DC 13.8V 100W
MS27484E12A35P CONN PLUG 22POS STRAIGHT W/PINS
MAX491CSD IC TRANS RS485/RS422 14-SOIC
VE-2NN-IW-B1 CONVERTER MOD DC/DC 18.5V 100W
IDTQS34X245Q3G IC BUS SWITCH 32BIT CMOS 80QVSOP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
BBT3821LP-JH 功能描述:IC RE-TIMER OCTAL 192-BGA RoHS:否 類別:集成電路 (IC) >> 時鐘/計時 - 專用 系列:- 標(biāo)準(zhǔn)包裝:1,500 系列:- 類型:時鐘緩沖器/驅(qū)動器 PLL:是 主要目的:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 電源電壓:3.3V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP（0.209"，5.30mm 寬） 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:帶卷 (TR) 其它名稱:93786AFT
BBTEKIT 功能描述:剝線和切削工具 COMPR AND STRIP TOOL KIT FOR RG59 RG6 CBL RoHS:否 制造商:Molex 產(chǎn)品:Cable Strippers 類型: 描述/功能:Stripper
BB-TERM3 功能描述:固定接線端子 3-Position Terminal Block Breakout RoHS:否 制造商:Phoenix Contact 產(chǎn)品:Fixed Terminal Blocks 類型:Wire to Board 節(jié)距:5.08 mm 位置/觸點數(shù)量:2 線規(guī)量程:26-16 電流額定值:13.5 A 電壓額定值:250 V 安裝風(fēng)格:Through Hole 安裝角:Straight 端接類型:Screw 觸點電鍍:
BB-TG.30.8113 功能描述:ANT LTE, TERMINAL 制造商:b&b smartworx, inc. 系列:- 零件狀態(tài):在售 配件類型:天線 配套使用產(chǎn)品/相關(guān)產(chǎn)品:- 標(biāo)準(zhǔn)包裝:1
BBU-03 制造商:Highpoint Technology 功能描述:BATTERY BACK UP - Bulk
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*