- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9536 > BBT3821-JH (Intersil)IC RE-TIMER OCTAL 192-BGA PDF資料下載
參數(shù)資料
| 型號： | BBT3821-JH |
| 廠商： | Intersil |
| 文件頁數(shù)： | 68/75頁 |
| 文件大小： | 0K |
| 描述： | IC RE-TIMER OCTAL 192-BGA |
| 標(biāo)準(zhǔn)包裝： | 90 |
| 類型： | 時鐘和數(shù)據(jù)恢復(fù)（CDR），多路復(fù)用器 |
| PLL： | 無 |
| 輸入： | CML |
| 輸出： | CML，CMOS |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 8:8 |
| 差分 - 輸入:輸出： | 是/是 |
| 頻率 - 最大： | 3.1875Gbps |
| 電源電壓： | 1.425 V ~ 2.5 V |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 192-EBGA |
| 供應(yīng)商設(shè)備封裝： | 192-EBGA-B（17x17） |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁當(dāng)前第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁
70
FIGURE 24. I2C OPERATION TIMING
Applications Information
CX4/LX4/XAUI Re-timer Setup
This section discusses the setup for the BBT3821 to be used
as a XAUI/CX4/LX4 Retimer. The various descriptions and
comments further assume that the device is initially
configured in the default condition (i.e. exactly as found after
a hardware reset). The BIST_ENA pin should be pulled
LOW (to GND); the pin has an internal pulldown to this
value. The LX4_MODE select pin should be tied to the
appropriate level, depending on whether the BBT3821 is
interfaced to a CX4 connection, or a XAUI/LX4 interface
(where it is assumed that the electro-optical interface is
XAUI-compatible).
Although the BBT3821 will come out of reset with CX4 or
XAUI-directed values, some of these default register settings
may need to be changed, for optimum operation in any
specific application. All of these may be set via the Auto-
Configure operation (See “Auto-Configuring Control
The default values of pre-emphasis and receive equalization
set by the LX4_MODE select pin may need to be adjusted,
particularly if the serial 3Gbps PCB traces on the ‘host’ side
(the XAUI or the XENPAK/XPAK/X2 side) are long, (in which
case the PHY XS values may need adjustment), or if the
connection to a CX4 connector or laser driver and photo
detector and limiting amplifier involve extra connectors, long
traces, or enhanced edge rates (in which case the PMA/D
values should be adjusted).
The default value of the PMA/D and PHY XS XAUI_EN bits
is set at ‘1’, and for normal XAUI or CX4/LX4 operation, this
is usually the best setting for this use. Byte alignment will
follow the IEEE 802.3ae PCS SYNC specification, Lane
alignment will follow the DESKEW algorithm in the same
specification, and the pseudo-random /A/K/R/ generation in
IDLE will also be performed according to the same
specifications.
For certain non-10GBASE-X uses, or for debug and problem
analysis purposes, and in particular for certain BIST testing,
it may be advantageous to change some of the settings. To
achieve this, the relevant (PMA/D and/or PHY XS) XAUI_EN
bits must be turned off (to ‘0’), since otherwise they will
override many of the other registers’ bits (see Table 65). For
instance, if it desirable to change Byte Alignment to a
simpler algorithm than the IEEE-defined one (if, for example,
only three of the four lanes are working), the
turned off, and (with the respective XAUI_EN bit off), byte
(code group) alignment on the working lanes will now
function. Similarly, setting the A_ALIGN_DIS bit in the
PCS/PHY XS Control Register 2 ([3,4].C000’h) will cause
lane alignment to occur on IDLE to non-IDLE transitions
across all four lanes, instead of lane alignment on ||A||
(K28.3) character columns when this bit is set to a zero. The
internal (pseudo-XGMII) ERROR character can be set to a
value other than 1FE’h by writing the value (without the K bit)
to register 3.C002’h or 4.C002’h. Similarly, the internal
(pseudo-XGMII) IDLE character may be changed using
registers 3.C003’h and/or 4.C003’h. The pseudo-random
XAUI/CX4/LX4 IDLE /A/K/R/ generator can be disabled by
clearing the AKR_SM_EN bit in register 3.C001’h (PCS) or
4.C001’h (PHY XS). To disallow complete regeneration of
the Inter Packet Gap (IPG), it would be desirable to clear the
TRANS_EN bit in register 3.C001’h/4.C001’h.
Recommended Analog Power and Ground Plane
Splits
The BBT3821 high-speed analog circuits as well as high-
speed I/O draw power from the analog power (VDDA) and
(shared) ground GNDA pins/balls (pins or balls will be used
inter-changeably through out this document). In order for the
BBT3821 to achieve best performance, the VDDA and
GNDA should be kept as “quiet” as possible. There are also
Data
Stop
Data
Start
SCL
SDA
T
SCLH_L
T
SCL_DAV
T
SDA_CLV
T
SDA_CLV
BBT3821
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VE-2NP-IW-B1 | CONVERTER MOD DC/DC 13.8V 100W |
| MS27484E12A35P | CONN PLUG 22POS STRAIGHT W/PINS |
| MAX491CSD | IC TRANS RS485/RS422 14-SOIC |
| VE-2NN-IW-B1 | CONVERTER MOD DC/DC 18.5V 100W |
| IDTQS34X245Q3G | IC BUS SWITCH 32BIT CMOS 80QVSOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| BBT3821LP-JH | 功能描述:IC RE-TIMER OCTAL 192-BGA RoHS:否 類別:集成電路 (IC) >> 時鐘/計時 - 專用 系列:- 標(biāo)準(zhǔn)包裝:1,500 系列:- 類型:時鐘緩沖器/驅(qū)動器 PLL:是 主要目的:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 電源電壓:3.3V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP（0.209"，5.30mm 寬） 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:帶卷 (TR) 其它名稱:93786AFT |
| BBTEKIT | 功能描述:剝線和切削工具 COMPR AND STRIP TOOL KIT FOR RG59 RG6 CBL RoHS:否 制造商:Molex 產(chǎn)品:Cable Strippers 類型: 描述/功能:Stripper |
| BB-TERM3 | 功能描述:固定接線端子 3-Position Terminal Block Breakout RoHS:否 制造商:Phoenix Contact 產(chǎn)品:Fixed Terminal Blocks 類型:Wire to Board 節(jié)距:5.08 mm 位置/觸點數(shù)量:2 線規(guī)量程:26-16 電流額定值:13.5 A 電壓額定值:250 V 安裝風(fēng)格:Through Hole 安裝角:Straight 端接類型:Screw 觸點電鍍: |
| BB-TG.30.8113 | 功能描述:ANT LTE, TERMINAL 制造商:b&b smartworx, inc. 系列:- 零件狀態(tài):在售 配件類型:天線 配套使用產(chǎn)品/相關(guān)產(chǎn)品:- 標(biāo)準(zhǔn)包裝:1 |
| BBU-03 | 制造商:Highpoint Technology 功能描述:BATTERY BACK UP - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。