Serial Test Loopbacks (1.C004.12 & 4.C004.12) In addition to the above loopbacks, the BBT3821 also offers two serial loopbacks direc" />
參數(shù)資料
型號(hào): BBT3821-JH
廠商: Intersil
文件頁數(shù): 7/75頁
文件大?。?/td> 0K
描述: IC RE-TIMER OCTAL 192-BGA
標(biāo)準(zhǔn)包裝: 90
類型: 時(shí)鐘和數(shù)據(jù)恢復(fù)(CDR),多路復(fù)用器
PLL:
輸入: CML
輸出: CML,CMOS
電路數(shù): 1
比率 - 輸入:輸出: 8:8
差分 - 輸入:輸出: 是/是
頻率 - 最大: 3.1875Gbps
電源電壓: 1.425 V ~ 2.5 V
工作溫度: 0°C ~ 70°C
安裝類型: 表面貼裝
封裝/外殼: 192-EBGA
供應(yīng)商設(shè)備封裝: 192-EBGA-B(17x17)
包裝: 托盤
15
Serial Test Loopbacks (1.C004.12 & 4.C004.12)
In addition to the above loopbacks, the BBT3821 also offers
two serial loopbacks directly between the serial inputs and
outputs. These loopbacks use the recovered clock as the
timing for the outputs (instead of the multiplied reference
clock), so do not reset the jitter or clock domains, and in
addition do NOT provide any pre-emphasis on the outputs.
Furthermore, on the PMA/PMD side (1.C004.12) the lanes
are internally swapped (so the Lane 3 output is from the
Lane 0 input, etc.). Because of their limited utility, they are
not illustrated in Figure 2 or Figure 6. They are mainly useful
for debugging an otherwise intractable system problem. The
reference clock still needs to be within locking range of the
input frequency. The remainder of the signal path will remain
active (as normal), so that if for example 1.C004.12 is set,
data coming in on RCX[3:0], in addition to emerging on
TCX[0:3] without retiming, etc., will also emerge from
TXP[3:0] retimed, as usual.
Serial Management Interface
The nLiten BBT3821 implements the MMD Management
Interface defined in IEEE 802.3-2002 Clauses 22 &
enhanced in IEEE 802.3ae-2002 Clause 45. This two-pin
interface allows serial read/write of the internal control
registers and consists of the MDC clock and MDIO data
terminals. The PADR[4..0] pins are used to select the ‘Port
address’ to which a given nLiten BBT3821 device responds.
The BBT3821 will ignore Clause 22 format frames (on a
frame-by-frame basis), based on the second ST (start) bit
value. The two formats are shown in Table 3, together with
the references to the respective IEEE 802.3 specifications.
MDIO Register Addressing
The PADR[4..0] hardware address pins control the PRTAD
(Port Address) value, each port normally consisting of a
series of MDIO Managed Devices (MMDs). Each Port may
include up to 31 different devices, of which the current
specification defines 8 types, and allows vendor
specification of two others. The BBT3821 device
corresponds to the PMA/PMD, PCS and PHY XGXS defined
types, so responds to DEVAD values of 1, 3 and 4
respectively. The Clause 45-accessible registers are listed
for each Device Address in the tables referenced in Table 2.
Many of these register addresses are IEEE-defined; the
‘Vendor Defined’ registers are arranged to be as DEVAD
independent as possible.
Each individual device may have up to 216 (65,536)
registers. The BBT3821 implements all the defined registers
for 10GBASE PMA/PMD, 10GBASE-X PCS and PHY XS
devices, and a few Vendor Specific registers for each
DEVAD respectively. The latter have been placed in the
blocks beginning at D.C000’h so as to avoid the areas
currently defined as for use by the XENPAK module and
similar MSA devices, to facilitate use of the BBT3821 in such
modules and systems.
Table 2. DEVAD DEVICE ADDRESS TABLE
DEVAD VALUE
IEEE DEFINITION
REGISTER LIST
TABLE
DEVAD = 1 (00001’b) PMA/PMD Device
DEVAD = 3 (00011’b) PCS Device
DEVAD = 4 (00100’b) PHY XS (XGXS) Device Table 74, page 45
Table 3. MDIO MANAGEMENT FRAME FORMATS
CLAUSE 22 FORMAT (FROM TABLE 22-10 IN IEEE STD 802.3-2002 EDITION, FOR REFERENCE)
OPERN
PRE
ST
OP
PHYAD
REGAD
TA
DATA
IDLE
Read
1….1
01
10
PPPPP
RRRRR
Z0
DDDDDDDDDDDDDDDD
Z
Write
1….1
01
PPPPP
RRRRR
10
DDDDDDDDDDDDDDDD
Z
CLAUSE 45 FORMAT (FROM TABLE 45-64 IN IEEE 802.3.ae-2002)
OPERN
PRE(1)
ST
OP
PRTAD
DEVAD
TA
ADDRESS/DATA
IDLE
Addrs
1….1
00
PPPPP
DDDDD
10
AAAAAAAAAAAAAAAA
Z
Write
1….1
00
01
PPPPP
DDDDD
10
DDDDDDDDDDDDDDDD
Z(2)
Read
1….1
00
11
PPPPP
DDDDD
Z0
DDDDDDDDDDDDDDDD
Z
Read Inc
1….1
00
10
PPPPP
DDDDD
Z0
DDDDDDDDDDDDDDDD
Z
Note (1): The ‘Preamble’ consists of at least 32 bits. After a software reset, a few extra preamble bits may be needed, depending on the MDC clock rate. See timing
diagrams in Figure 15 and Figure 17.
Note (2): The actual register will not be updated until up to three additional MDC cycles have been received. See Figure 15.
BBT3821
相關(guān)PDF資料
PDF描述
VE-2NP-IW-B1 CONVERTER MOD DC/DC 13.8V 100W
MS27484E12A35P CONN PLUG 22POS STRAIGHT W/PINS
MAX491CSD IC TRANS RS485/RS422 14-SOIC
VE-2NN-IW-B1 CONVERTER MOD DC/DC 18.5V 100W
IDTQS34X245Q3G IC BUS SWITCH 32BIT CMOS 80QVSOP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
BBT3821LP-JH 功能描述:IC RE-TIMER OCTAL 192-BGA RoHS:否 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 專用 系列:- 標(biāo)準(zhǔn)包裝:1,500 系列:- 類型:時(shí)鐘緩沖器/驅(qū)動(dòng)器 PLL:是 主要目的:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 電源電壓:3.3V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP(0.209",5.30mm 寬) 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:帶卷 (TR) 其它名稱:93786AFT
BBTEKIT 功能描述:剝線和切削工具 COMPR AND STRIP TOOL KIT FOR RG59 RG6 CBL RoHS:否 制造商:Molex 產(chǎn)品:Cable Strippers 類型: 描述/功能:Stripper
BB-TERM3 功能描述:固定接線端子 3-Position Terminal Block Breakout RoHS:否 制造商:Phoenix Contact 產(chǎn)品:Fixed Terminal Blocks 類型:Wire to Board 節(jié)距:5.08 mm 位置/觸點(diǎn)數(shù)量:2 線規(guī)量程:26-16 電流額定值:13.5 A 電壓額定值:250 V 安裝風(fēng)格:Through Hole 安裝角:Straight 端接類型:Screw 觸點(diǎn)電鍍:
BB-TG.30.8113 功能描述:ANT LTE, TERMINAL 制造商:b&b smartworx, inc. 系列:- 零件狀態(tài):在售 配件類型:天線 配套使用產(chǎn)品/相關(guān)產(chǎn)品:- 標(biāo)準(zhǔn)包裝:1
BBU-03 制造商:Highpoint Technology 功能描述:BATTERY BACK UP - Bulk