- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377496 > intel386 DX (Intel Corp.) 32-Bit CHMOS Microprocessor With Integrated Memory Management(32位CHMOS 微處理器帶集成存儲管理) PDF資料下載
參數(shù)資料
| 型號： | intel386 DX |
| 廠商： | Intel Corp. |
| 英文描述： | 32-Bit CHMOS Microprocessor With Integrated Memory Management(32位CHMOS 微處理器帶集成存儲管理) |
| 中文描述： | 32位CHMOS微處理器集成內(nèi)存管理（32位CHMOS微處理器帶集成存儲管理） |
| 文件頁數(shù)： | 94/139頁 |
| 文件大小： | 1587K |
| 代理商： | INTEL386 DX |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁當(dāng)前第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁
Intel386
TM
DX MICROPROCESSOR
5.8 COPROCESSOR INTERFACING
The Intel386 DX provides an automatic interface for
the Intel Intel387 DX numeric floating-point coproc-
essor. The Intel387 DX coprocessor uses an I/O-
mapped interface driven automatically by the In-
tel386 DX and assisted by three dedicated signals:
BUSY
Y
, ERROR
Y
, and PEREQ.
As the Intel386 DX begins supporting a coprocessor
instruction, it tests the BUSY
Y
and ERROR
Y
sig-
nals to determine if the coprocessor can accept its
next instruction. Thus, the BUSY
Y
and ERROR
Y
inputs eliminate the need for any ‘‘preamble’’ bus
cycles for communication between processor and
coprocessor. The Intel387 DX can be given its com-
mand opcode immediately. The dedicated signals
provide instruction synchronization, and eliminate
the need of using the Intel386 DX WAIT opcode
(9Bh) for Intel387 DX coprocessor instruction syn-
chronization (the WAIT opcode was required when
8086 or 8088 was used with the 8087 coprocessor).
Custom coprocessors can be included in Intel386
DX-based systems, via memory-mapped or I/O-
mapped interfaces. Such coprocessor interfaces al-
low a completely custom protocol, and are not limit-
ed to a set of coprocessor protocol ‘‘primitives’’. In-
stead, memory-mapped or I/O-mapped interfaces
may use all applicable Intel386 DX instructions for
high-speed
coprocessor
BUSY
Y
and ERROR
Y
inputs of the Intel386 DX
may also be used for the custom coprocessor inter-
face, if such hardware assist is desired. These sig-
nals can be tested by the Intel386 DX WAIT opcode
(9Bh). The WAIT instruction will wait until the
BUSY
Y
input is negated (interruptable by an NMI or
enabled INTR input), but generates an exception 16
fault if the ERROR
Y
pin is in the asserted state
when the BUSY
Y
goes (or is) negated. If the custom
coprocessor interface is memory-mapped, protec-
tion of the addresses used for the interface can be
provided with the Intel386 DX on-chip paging or
communication.
The
segmentation mechanisms. If the custom interface
is I/O-mapped, protection of the interface can be
provided with the Intel386 DX IOPL (I/O Privilege
Level) mechanism.
The Intel387 DX numeric coprocessor interface is
I/O mapped as shown in Table 5-11. Note that the
Intel387 DX coprocessor interface addresses are
beyond the 0h-FFFFh range for programmed I/O.
When the Intel386 DX supports the Intel387 DX co-
processor, the Intel386 DX automatically generates
bus cycles to the coprocessor interface addresses.
Table 5-11. Numeric Coprocessor
Port Addresses
Address in
Intel386
TM
DX
I/O Space
Intel387
TM
DX
Coprocessor
Register
800000F8h
Opcode Register
(32-bit port)
800000FCh
Operand Register
(32-bit port)
To correctly map the Intel387 DX coprocessor regis-
ters to the appropriate I/O addresses, connect the
Intel387 DX coprocessor CMD0
Y
pin directly to the
A2 output of the Intel386 DX.
5.8.1 Software Testing for
Coprocessor Presence
When software is used to test for coprocessor (In-
tel387 DX) presence, it should use only the following
coprocessor opcodes: FINIT, FNINIT, FSTCW mem,
FSTSW mem, FSTSW AX. To use other coproces-
sor opcodes when a coprocessor is known to be not
present, first set EM
e
1 in Intel386 DX CR0.
94
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| Intel386 EX | Highly Integrated, 32-Bit, Fully Static Embedded Micropocessor(32位高集成完全靜態(tài)嵌入式微處理器) |
| INTEL386 SXSA | 5-V 32-Bit Fully Static Embedded Microprocessor(5V，32位完全靜態(tài)嵌入式微處理器) |
| intel386 SX | 32-Bit CPU With a 16-Bit External Data Bus And a 24-bit External Address Bus(帶16位內(nèi)部數(shù)據(jù)總線和24位內(nèi)部地址總線32位微處理器) |
| INTEL386 | Intel386 EX Embedded Microprocessor |
| Intel387 dx | DX Math Coprocessor(32位數(shù)學(xué)協(xié)處理器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| INTEL386SX | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:MICROPROCESSOR |
| INTEL387 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Intel387TM SX MATH COPROCESSOR |
| INTEL387DX | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Intel387 DX - MATH COPROCESSOR |
| INTEL387SX | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Intel387 SX - MATH COPROCESSOR |
| INTEL387TMDX | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Intel387TM DX MATH COPROCESSOR |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。