![](http://datasheet.mmic.net.cn/180000/MT29F4G08BABWP_datasheet_11334042/MT29F4G08BABWP_34.png)
PDF: 09005aef818a56a7 / Source: 09005aef81590bdd
Micron Technology, Inc., reserves the right to change products or specifications without notice.
2gb_nand_m29b__2.fm - Rev. I 1/06 EN
34
2004 Micron Technology, Inc. All rights reserved.
2, 4, 8Gb: x8/x16 Multiplexed NAND Flash Memory
Command Definitions
RESET Operation
RESET FFh
The RESET command is used to put the memory device into a known condition and to
abort a command sequence in progress.
RANDOM READ, PROGRAM, and ERASE commands can be aborted while the device is
in the busy state. The contents of the memory location being programmed or the block
being erased are no longer valid. The data may be partially erased or programmed, and
is invalid. The command register is cleared and is ready for the next command.
The status register contains the value E0h when WP# is HIGH; otherwise it is written
with a 60h value. R/B# goes low for tRST after the RESET command is written to the
Figure 29:
RESET Operation
Table 10:
Status Register Contents After RESET Operation
Condition
Status
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Hex
WP# HIGH
Ready
1
000
00
E0h
WP# LOW
Ready and write protected
0
1
000
00
60h
CLE
CE#
WE#
R/B#
I/Ox
tRST
tWB
FF
RESET
Command