參數(shù)資料
型號： T8102A
英文描述： H.100/H.110 Interface and Time-Slot Interchangers
中文描述： H.100/H.110接口和時隙Interchangers
文件頁數(shù)： 22/112頁
文件大?。?/td> 1408K
代理商： T8102A
18
Lucent Technologies Inc.
Advance Data Sheet
November 1999
H.100/H.110 Interfaces and Time-Slot Interchangers
Ambassador T8100A, T8102, and T8105
2 Architecture and Functional
Description
(continued)
2.1 Register/Memory Maps
(continued)
2.1.4 Control Register Memory Space
(continued)
This section is a summary of the register functions. The
reader is encouraged to read through the rest of this
specification to learn the details of the individual regis-
ters and their interactions with the overall architecture.
Table 12. CKM: Clocks, Main Clock Selection, 0x00
Table 13. CKN: Clocks, NETREF Selections, 0x01
Table 14. CKP: Clocks, Programmable Outputs,
0x02
Table 15. CKR: Clocks, Resource Selection, 0x03
Table 16. CKS: Clocks, Secondary (Fallback)
Selection, 0x04
Table 17. CK32: Clocks, Locals 3 and 2, 0x05
Table 18. CK10: Clocks, Locals 1 and 0, 0x06
Bit
7
6
5
4
3
2
1
0
Description
Phase Alignment Enable
Phase Alignment Select
Compatibility Clock Direction
Input Clock Invert
Input Clock Select, MSB
Input Clock Select
Input Clock Select
Input Clock Select, LSB
Bit
7
6
5
4
3
2
1
0
Description
NETREF1 Output Enable
NETREF2 Output Enable
Bypass Select
Input Clock Invert
Input Clock Select, MSB
Input Clock Select
Input Clock Select
Input Clock Select, LSB
Bit
7
6
5
4
3
2
1
0
Description
TCLK Select, MSB
TCLK Select
TCLK Select, LSB
CT_C8 Pins, Input Type Select
CT_C8A Output Enable
CT_C8B Output Enable
CT_C8 Pins, Output Type Select
/FR_COMP Pulse Width
Bit
7
6
5
4
3
2
1
0
Description
Resource Select, MSB
Resource Select, LSB
PLL #1 Bypass
PLL #1 Rate Select
PLL #2 Bypass
PLL #2 Rate Select
SCLK Output Select, MSB
SCLK Output Select, LSB
Bit
7
6
5
4
3
2
1
0
Description
Secondary Resource Select, MSB
Secondary Resource Select, LSB
Fallback Type Select, MSB
Fallback Type Select, LSB
Fallback, Force Selection of Secondary Input
Secondary Input Clock Select, MSB
Secondary Input Clock Select
Secondary Input Clock Select, LSB
Bit
7
6
5
4
3
2
1
0
Description
Local Clock 3 Select, MSB
Local Clock 3 Select
Local Clock 3 Select
Local Clock 3 Select, LSB
Local Clock 2 Select, MSB
Local Clock 2 Select
Local Clock 2 Select
Local Clock 2 Select, LSB
Bit
7
6
5
4
3
2
1
0
Description
Local Clock 1 Select, MSB
Local Clock 1 Select
Local Clock 1 Select
Local Clock 1 Select, LSB
Local Clock 0 Select, MSB
Local Clock 0 Select
Local Clock 0 Select
Local Clock 0 Select, LSB
相關PDF資料
PDF描述
T8105A H.100/H.110 Interface and Time-Slot Interchangers
T8100 H.100/H.110 Interface and Time-Slot Interchanger
T8110 Version History
T8301 T8301 Internet Protocol Telephone Phone-On-A-Chip⑩ IP Solution DSP
T8302 T8302 Internet Protocol Telephone Advanced RISC Machine (ARM) Ethernet QoS Using IEEE 802.1q
相關代理商/技術參數(shù)
參數(shù)描述
T810-400B 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:HIGH PERFORMANCE TRIACS
T8105A 制造商:AGERE 制造商全稱:AGERE 功能描述:H.100/H.110 Interface and Time-Slot Interchangers
T810-600B 功能描述:雙向可控硅 8A TRIACS RoHS:否 制造商:STMicroelectronics 開啟狀態(tài) RMS 電流 (It RMS):16 A 不重復通態(tài)電流:120 A 額定重復關閉狀態(tài)電壓 VDRM:600 V 關閉狀態(tài)漏泄電流（在 VDRM IDRM 下）:5 uA 開啟狀態(tài)電壓: 保持電流（Ih 最大值）:45 mA 柵觸發(fā)電壓 (Vgt):1.3 V 柵觸發(fā)電流 (Igt):1.75 mA 最大工作溫度: 安裝風格:Through Hole 封裝 / 箱體:TO-220AB
T810-600B 制造商:STMicroelectronics 功能描述:TRIAC 8A 600V D-PAK
T810-600B-TR 功能描述:雙向可控硅 8A TRIACS RoHS:否 制造商:STMicroelectronics 開啟狀態(tài) RMS 電流 (It RMS):16 A 不重復通態(tài)電流:120 A 額定重復關閉狀態(tài)電壓 VDRM:600 V 關閉狀態(tài)漏泄電流（在 VDRM IDRM 下）:5 uA 開啟狀態(tài)電壓: 保持電流（Ih 最大值）:45 mA 柵觸發(fā)電壓 (Vgt):1.3 V 柵觸發(fā)電流 (Igt):1.75 mA 最大工作溫度: 安裝風格:Through Hole 封裝 / 箱體:TO-220AB
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*