- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄371187 > TMUX03155 TMUX03155 STS-3/STM-1 (AU-4) Multiplexer/Demultiplexer PDF資料下載
參數(shù)資料
| 型號(hào)： | TMUX03155 |
| 英文描述： | TMUX03155 STS-3/STM-1 (AU-4) Multiplexer/Demultiplexer |
| 中文描述： | TMUX03155 STS-3/STM-1（非盟- 4）復(fù)用器/解復(fù)用器 |
| 文件頁(yè)數(shù)： | 29/120頁(yè) |
| 文件大?。?/td> | 1542K |
| 代理商： | TMUX03155 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)當(dāng)前第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)
Agere Systems Inc.
29
Data Sheet
April 2001
TMUX03155 STS-3/STM-1 (AU-4) Multiplexer/Demultiplexer
Maintenance Functions
(continued)
Common Maintenance and Control Functions
(continued)
Device Version and Device ID Number
The device will have a version number (
DEVVER[7:0], 0x03
). The version increments each time the device func-
tionality is changed, from the controller’s perspective. The device ID (
DEVID[15:0], 0x01—0x02
) is a fixed pattern
used to identify the device by software.
Scratch Byte
The device will provide a 1-byte scratch register for the control interface to verify write capability to the device
(
SCRATCH[7:0], 0x06
).
Multibyte Registers
If a read value parameter register requires more than 8 bits, the device must prevent the value from changing
between 8-bit read commands. In these cases, the controller reads the lowest
address byte first and transfers the
higher address bytes to a holding register where the value is held until the controller reads them. Similarly, if a
multibyte writable register is implemented, the controller writes the lowest address byte first, which is stored in a
holding register until the controller writes the highest address byte, and then all of the bytes take effect.
To simplify device design, the controller reads or writes all of the bytes of a multibyte register before reading or writ-
ing other registers so that the holding registers may be shared among all multibyte registers. This read/write oper-
ation is valid on all multibyte registers not controlled by the
LATCH_CNT, 0x04
bit.
Update Counter Control
For performance monitoring purposes, there are a number of BIP, FEBE, and pointer interpreter increment/decre-
ment error counters in the receive/transmit section. All of these internal counters are comprised of a running error
counter and a hold register that present stable results to the microprocessor. The counts in all of the running
counters are latched to the hold registers when
LATCH_CNT, 0x04
is written from a logic 0 to a logic 1. This zeros
all of the running counters. The results are held to be read by the microprocessor. All of the internal counters have
the ability to store more than 1 second’s worth of counts, so as long as the
LATCH_CNT
occurs every second, or
faster, no counts will be lost. In case this doesn’t happen, all of the running counters will hold their maximum value
rather than roll over to 0. The following counters
1
are affected by
LATCH_CNT
:
I
TLSB1ECNT[3—1][15:0], 0x08—0x85
I
TLSB2ECNT[1][17:0], 0x86—0x88
I
TLSB2ECNT[3—2][15:0], 0x89—0x8C
I
RHSB1ECNT[15:0], 0x8D—0x8E
I
RHSB2ECNT[17:0], 0x8F—0x91
I
RHSB3ECNT[3—1][15:0], 0x92—0x97
I
RPTR_INC[3—1[10:0], 0x98—0x9D
I
RPTR_DEC[3—1][10:0], 0x9E—0xA3
I
RSFEBECNT[17:0], 0xA4—0xA6
I
RPFEBECNT[3—1][15:0], 0xA7—0xAC
1 All addresses for these counters are in Page 1 registers.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TMXF28155 | TMXF28155 Super Mapper 155/51 Mbits/s SONET/SDH x28/x21 DS1/E1 |
| TMXF84622 | TMXF84622 155 Mbits/s/622 Mbits/s Interface SONET/SDH x84/x63 Ultramapper |
| TN2-L-H-3V | SLIM POLARIZED RELAY |
| TN2-L-H-48V | SLIM POLARIZED RELAY |
| TN2-L-H-4V | SLIM POLARIZED RELAY |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TMUX136MRSER | 功能描述:DUAL SPDT, LOW-CAPACITANCE, 6.1 制造商:texas instruments 系列:- 包裝:剪切帶（CT） 零件狀態(tài):在售 開(kāi)關(guān)電路:SPDT 多路復(fù)用器/解復(fù)用器電路:2:1 電路數(shù):2 導(dǎo)通電阻（最大值）:9.5 歐姆 通道至通道匹配（ΔRon）:100 毫歐 電壓 -?電源，單（V+）:2.3 V ~ 4.8 V 電壓 - 電源，雙（V±）:- 開(kāi)關(guān)時(shí)間（Ton, Tof）（最大值）:- -3db 帶寬:6.1GHz 電荷注入:- 溝道電容 （CS(off），CD（off））:1.6pF, 1.6pF 電流 - 漏泄（IS（off））（最大值）:2μA 串?dāng)_:-37dB @ 240MHz 工作溫度:-40°C ~ 85°C（TA） 封裝/外殼:10-UFQFN 供應(yīng)商器件封裝:10-UQFN（2.0x1.5） 標(biāo)準(zhǔn)包裝:1 |
| TMUX136RSER | 功能描述:DUAL SPDT, LOW-CAPACITANCE, 6.1 制造商:texas instruments 系列:- 包裝:剪切帶（CT） 零件狀態(tài):在售 開(kāi)關(guān)電路:SPDT 多路復(fù)用器/解復(fù)用器電路:2:1 電路數(shù):2 導(dǎo)通電阻（最大值）:9.5 歐姆 通道至通道匹配（ΔRon）:100 毫歐 電壓 -?電源，單（V+）:2.3 V ~ 4.8 V 電壓 - 電源，雙（V±）:- 開(kāi)關(guān)時(shí)間（Ton, Tof）（最大值）:- -3db 帶寬:6.1GHz 電荷注入:- 溝道電容 （CS(off），CD（off））:1.6pF, 1.6pF 電流 - 漏泄（IS（off））（最大值）:2μA 串?dāng)_:-37dB @ 240MHz 工作溫度:-40°C ~ 85°C（TA） 封裝/外殼:10-UFDFN 裸露焊盤(pán) 供應(yīng)商器件封裝:10-UQFN（2.0x1.5） 標(biāo)準(zhǔn)包裝:1 |
| TMV 0505DEN | 制造商:Traco Power 功能描述:TMV 0505DEN |
| TMV 0505EN | 制造商:Traco Power 功能描述:POWER SUPPLY, 5 VDC 200 MA 65 % |
| TMV 0505S | 制造商:Traco Power 功能描述:DC/DC CONVERTERS, 1 WATT, 5 VDC |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。