參數(shù)資料
型號(hào): TMUX03155
英文描述: TMUX03155 STS-3/STM-1 (AU-4) Multiplexer/Demultiplexer
中文描述: TMUX03155 STS-3/STM-1(非盟- 4)復(fù)用器/解復(fù)用器
文件頁(yè)數(shù): 31/120頁(yè)
文件大?。?/td> 1542K
代理商: TMUX03155
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)當(dāng)前第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)
Agere Systems Inc.
31
Data Sheet
April 2001
TMUX03155 STS-3/STM-1 (AU-4) Multiplexer/Demultiplexer
Maintenance Functions
(continued)
Transmit Functions
(continued)
APS Babbling Test Control
Setting the
TAPSBABLEINS, 0x4D
register, via microprocessor control, forces the APS bytes (K1[7:0], K2[7:3]) to
an inconsistent state.
Line Remote Defect Indication (RDI-L) Insertion (K2[2:0] = 110)
The device will write Line RDI into the data signal using the following equation:
TLRDIINT
=(RILOC AND
TRILOC_LRDIINH
)
OR
(RHSLOS AND
TRHSLOS_LRDIINH
) OR
(RHSOOF AND
TRHSOOF_LRDIINH
) OR
(RHSLOF AND
TRHSLOF_LRDIINH
) OR
(RLAISMON AND
TRLAISMON_LRDIINH
) OR
(RHSSF AND
TRHSSF_LRDIINH
);
(See 0x1A, 0x1B, 0x1D, and 0x4A.)
Hardware insert of Line RDI will occur when
TLRDIINT, 0x1A
is active and the software insert control bit
(
TLRDIINH, 0x4A
) is disabled. User-provided data (
TK2INS[2:0], 0x43
) will be inserted into the K2[2:0] bits in the
STS-3/STM-1 (AU-4) frame when
TLRDIINH
= 0. The insertion of Line RDI consists of writing the pattern 110 into
the three LSBs of the K2 LOH byte.
Unequipped and AIS Generation (Automatic/Manual)
Line AIS or AU4-AIS or TUG-3 AIS can be generated automatically by the hardware under certain failure condi-
tions or via microprocessor control only. This is accomplished with the following equations and control signals:
FAILURE[3—1] =
((
TLSOOF[3—1]
AND
TLSOOF_AISINH[3—1]
) OR
(
TLSLOF[3—1]
AND
TLSLOF_AISINH[3—1]
))
H4PTRMIS[3—1] = ((
TLSH4MIS[3—1]
AND
TLSH4MIS_AISINH[3—1]
) OR
(
TLSPTRMIS[3—1]
AND (
TLSPTRMIS_AISINH[3—1]
)) AND
STS1_AU4
;
AU-4 mode only
LAIS[3—1] =
TLS_LAISINS[3—1]
OR FAILURE[3—1] OR H4PTRMIS[3—1];
AU4AISGen =
LAIS1 AND LAIS2 AND LAIS3;
(See 0x1A, 0x37, 0x39, 0x3B.)
Each alarm contribution that can cause AIS generation can be selectively inhibited
.
Line AIS is generated in the
STS-3 mode per STS-1 input when the appropriate FAILURE[3—1] or
TLS_LAISINS[3—1]
(software enable) sig-
nals are active. (Line overhead and the entire payload is set to an all-ones pattern.) In this mode, the
H4PTRMIS[3—1] contribution will always be 0. AU4-AIS generation will set all H1, H2, H3, and payload bytes to an
all-ones pattern in the output STM-1 (AU-4) signal. TUG-3 AIS generation will force all the data in the selected
TUG-3 signal to be set to an all-ones pattern.
In the STS-3 mode, an unequipped signal can be generated for any STS1 input under software control
(
TLS_UNEQUIP[3—1], 0x3B, 0x39, 0x37
and
(H1 = 0110SS00 AND H2 = 00000000)) and the selected payload is
set to 0). In AU-4 mode, the H1 and H2 bytes will not change from their default values and the entire payload will
be set to 0.
The SS bits will be set to the value written into register bits (
TSS[1:0], 0x3E
). AIS generation has higher priority
than unequipped signal generation.
相關(guān)PDF資料
PDF描述
TMXF28155 TMXF28155 Super Mapper 155/51 Mbits/s SONET/SDH x28/x21 DS1/E1
TMXF84622 TMXF84622 155 Mbits/s/622 Mbits/s Interface SONET/SDH x84/x63 Ultramapper
TN2-L-H-3V SLIM POLARIZED RELAY
TN2-L-H-48V SLIM POLARIZED RELAY
TN2-L-H-4V SLIM POLARIZED RELAY
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TMUX136MRSER 功能描述:DUAL SPDT, LOW-CAPACITANCE, 6.1 制造商:texas instruments 系列:- 包裝:剪切帶(CT) 零件狀態(tài):在售 開(kāi)關(guān)電路:SPDT 多路復(fù)用器/解復(fù)用器電路:2:1 電路數(shù):2 導(dǎo)通電阻(最大值):9.5 歐姆 通道至通道匹配(ΔRon):100 毫歐 電壓 -?電源,單(V+):2.3 V ~ 4.8 V 電壓 - 電源,雙(V±):- 開(kāi)關(guān)時(shí)間(Ton, Tof)(最大值):- -3db 帶寬:6.1GHz 電荷注入:- 溝道電容 (CS(off),CD(off)):1.6pF, 1.6pF 電流 - 漏泄(IS(off))(最大值):2μA 串?dāng)_:-37dB @ 240MHz 工作溫度:-40°C ~ 85°C(TA) 封裝/外殼:10-UFQFN 供應(yīng)商器件封裝:10-UQFN(2.0x1.5) 標(biāo)準(zhǔn)包裝:1
TMUX136RSER 功能描述:DUAL SPDT, LOW-CAPACITANCE, 6.1 制造商:texas instruments 系列:- 包裝:剪切帶(CT) 零件狀態(tài):在售 開(kāi)關(guān)電路:SPDT 多路復(fù)用器/解復(fù)用器電路:2:1 電路數(shù):2 導(dǎo)通電阻(最大值):9.5 歐姆 通道至通道匹配(ΔRon):100 毫歐 電壓 -?電源,單(V+):2.3 V ~ 4.8 V 電壓 - 電源,雙(V±):- 開(kāi)關(guān)時(shí)間(Ton, Tof)(最大值):- -3db 帶寬:6.1GHz 電荷注入:- 溝道電容 (CS(off),CD(off)):1.6pF, 1.6pF 電流 - 漏泄(IS(off))(最大值):2μA 串?dāng)_:-37dB @ 240MHz 工作溫度:-40°C ~ 85°C(TA) 封裝/外殼:10-UFDFN 裸露焊盤(pán) 供應(yīng)商器件封裝:10-UQFN(2.0x1.5) 標(biāo)準(zhǔn)包裝:1
TMV 0505DEN 制造商:Traco Power 功能描述:TMV 0505DEN
TMV 0505EN 制造商:Traco Power 功能描述:POWER SUPPLY, 5 VDC 200 MA 65 %
TMV 0505S 制造商:Traco Power 功能描述:DC/DC CONVERTERS, 1 WATT, 5 VDC