- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375989 > FW82371 (Intel Corp.) PCI-TO-ISA / IDE XCELERATOR PIIX4 PDF資料下載
參數(shù)資料
| 型號： | FW82371 |
| 廠商： | Intel Corp. |
| 英文描述： | PCI-TO-ISA / IDE XCELERATOR PIIX4 |
| 中文描述： | PCI到的ISA / IDE的XCELERATOR PIIX4 |
| 文件頁數(shù)： | 110/284頁 |
| 文件大?。?/td> | 1042K |
| 代理商： | FW82371 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁當前第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁第216頁第217頁第218頁第219頁第220頁第221頁第222頁第223頁第224頁第225頁第226頁第227頁第228頁第229頁第230頁第231頁第232頁第233頁第234頁第235頁第236頁第237頁第238頁第239頁第240頁第241頁第242頁第243頁第244頁第245頁第246頁第247頁第248頁第249頁第250頁第251頁第252頁第253頁第254頁第255頁第256頁第257頁第258頁第259頁第260頁第261頁第262頁第263頁第264頁第265頁第266頁第267頁第268頁第269頁第270頁第271頁第272頁第273頁第274頁第275頁第276頁第277頁第278頁第279頁第280頁第281頁第282頁第283頁第284頁
82371AB (PIIX4)
E
110
4/9/97 2:23 PM PIIX4aDS
INTEL CONFIDENTIAL
(until publication date)
PRELIMINARY
Bit
Description
6
Configure Flag (CF).
HCD software sets this bit as the last action in its process of configuring the
Host Controller. This bit has no effect on the hardware. It is provided only as a semaphore service
for software.
5
Software Debug (SWDBG).
1=Debug mode. 0=Normal Mode. In SW Debug mode, the Host
Controller clears the Run/Stop bit after the completion of each USB transaction. The next transaction
is executed when software sets the Run/Stop bit back to 1. The SWDBG bit must only be
manipulated when the controller is in the stopped state. This can be determined by checking the
HCHalted bit in the USBSTS register.
4
Force Global Resume (FGR).
1=Host Controller sends the Global Resume signal on the USB.
Software sets this bit to 0 after 20 ms has elapsed to stop sending the Global Resume signal. At that
time all USB devices should be ready for bus activity. The Host Controller sets this bit to 1 when a
resume event (connect, disconnect, or K-state) is detected while in global suspend mode. Software
resets this bit to 0 to end Global Resume signaling. The 1 to 0 transition causes the port to send a
low speed EOP signal. This bit will remain a 1 until the EOP has completed.
3
Enter Global
Suspend Mode (EGSM).
1=Host Controller enters the Global Suspend mode. No
USB transactions occurs during this time. The Host Controller is able to receive resume signals from
USB and interrupt the system. Software resets this bit to 0 to come out of Global Suspend mode.
Software writes this bit to 0 at the same time that Force Global Resume (bit 4) is written to 0 or after
writing bit 4 to 0. Software must also ensure that the Run/Stop bit (bit 0) is cleared prior to setting this
bit.
2
Global Reset (GRESET).
When this bit is set, the Host Controller sends the global reset signal on
the USB and then resets all its logic, including the internal hub registers. The hub registers are reset
to their power on state. This bit is reset by the software after a minimum of 10 ms has elapsed as
specified in Chapter 7 of the USB Specification.
Note: Chip Hardware Reset has the same effect as Global Reset (bit 2), except that the Host
Controller does not send the Global Reset on USB.
1
Host Controller Reset (HCRESET).
When this bit is set, the Host Controller module resets its
internal timers, counters, state machines, etc. to their initial value. Any transaction currently in
progress on USB is immediately terminated. This bit is reset by the Host Controller when the reset
process is complete.
The HCReset effects on Hub registers are slightly different from Chip Hardware Reset and Global
USB Reset. The HCReset affects bits [8,3:0] of the Port Status and Control Register (PORTSC) of
each port. HCReset resets the state machines of the Host Controller including the
Connect/Disconnect state machine (one for each port). When the Connect/Disconnect state
machine is reset, the output that signals connect/disconnect are negated to 0, effectively signaling a
disconnect, even if a device is attached to the port. This virtual disconnect causes the port to be
disabled. This disconnect and disabling of the port causes bit 1 (connect status change) and bit 3
(port enable/disable change) of the PORTSC to get set. The disconnect also causes bit 8 of
PORTSC to reset. About 64-bit times after HCReset goes to 0, the connect and low-speed detect
will take place and bits 0 and 8 of the PORTSC will change accordingly.
0
Run/Stop (RS).
1=Run. 0=Stop. When set to a 1, the Host Controller proceeds with execution of the
schedule. The Host Controller continues execution as long as this bit is set. When this bit is set to 0,
the Host Controller completes the current transaction on the USB and then halts. The
HCHalted bit in the status register indicates when the Host Controller has finished the transaction
and has entered the stopped state. The Host Controller clears this bit when the following fatal errors
occur: consistency check failure, PCI Bus errors.
相關PDF資料 |
PDF描述 |
|---|---|
| FW82801E | Intel 82801E Communications I/O Controller Hub (C-ICH) |
| FWB150 | 1.5 AMP FAST RECOVERY BRIDGE RECTIFIERS |
| FWB151 | 1.5 AMP FAST RECOVERY BRIDGE RECTIFIERS |
| FWB1510 | 1.5 AMP FAST RECOVERY BRIDGE RECTIFIERS |
| FWB152 | 1.5 AMP FAST RECOVERY BRIDGE RECTIFIERS |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| FW82371EB | 制造商:Intel 功能描述:IC INTEL 82371EB 352BGA 制造商:Rochester Electronics LLC 功能描述: |
| FW82371EB S L37M | 制造商:Intel 功能描述:Embedded Processor 352-Pin BGA |
| FW82371EB SL37M | 制造商:Intel 功能描述: |
| FW82371MB | 制造商:Rochester Electronics LLC 功能描述:PCI-ISA BRIDGE, T&R, SPEC SL3CG - Bulk |
| FW82439HX | 制造商:Intel 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。