E
7.1.15.
82371AB (PIIX4)
125
4/9/97 2:23 PM PIIX4aDS
INTEL CONFIDENTIAL
(until publication date)
PRELIMINARY
DEVACTA—DEVICE ACTIVITY A (FUNCTION 3)
Address Offset:
Default Value:
Attribute:
54–57h
00h
Read/Write
This register contains bits that enable Device Activity as Global Timer Reload events or Clock Events (Burst or
Break).
Bit
Description
31
Device 5 Reload Select (BRLD_SEL_DEV5)—R/W.
Selects which burst timer is reloaded upon an
enabled device monitor 5 idle event. 0=reload the slow burst timer. 1=reload the fast burst timer.
30
Device 3 Reload Select (BRLD_SEL_DEV3)—R/W.
Selects which burst timer is reloaded upon an
enabled device monitor 3 idle event. 0=reload the slow burst timer. 1=reload the fast burst timer.
29
Device 2 Reload Select (BRLD_SEL_DEV2)—R/W.
Selects which burst timer is reloaded upon an
enabled device monitor 2 idle event. 0=reload the slow burst timer. 1=reload the fast burst timer.
28
Device 1 Reload Select (BRLD_SEL_DEV1)—R/W.
Selects which burst timer is reloaded upon an
enabled device monitor 1 idle event. 0=reload the slow burst timer. 1=reload the fast burst timer.
27:14
Burst Timer Reload Enable (BRLD_EN_DEV[0–13])—R/W.
1=Enable reload events from the
respective device monitor to reload the enabled burst timer or generate a Stop Break event.
0=Disable. Bit 27 corresponds to device monitor 13 and bit 14 corresponds to device monitor 0.
13:0
Global Timer Reload Enable Bits (GRLD_EN_DEV[0–13])—R/W.
1=Enable reload events from
the respective device monitor to reload the global standby timer. 0=Disable. Bit 13 corresponds to
device monitor 13 and bit 0 corresponds to device monitor 0.