- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄368064 > PM5372-BI Telecommunication IC PDF資料下載
參數(shù)資料
| 型號(hào)： | PM5372-BI |
| 英文描述： | Telecommunication IC |
| 中文描述： | 通信集成電路 |
| 文件頁(yè)數(shù)： | 25/169頁(yè) |
| 文件大?。?/td> | 989K |
| 代理商： | PM5372-BI |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)當(dāng)前第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)
TSE Transmission Switch Element Datasheet
Released
Proprietary and Confidential to PMC-Sierra, Inc., and for its Customers’ Internal Use
Document ID: PMC-1991258, Issue 7
25
6
Description
The PM5372 TSE is a monolithic CMOS integrated circuit that performs STS-1 granularity
cross-connecting.
The TSE receives data on 64 777.6 MHz LVDS links. Each link contains a STS-12/STM-4
stream. Bytes on the links are carried as 8B/10B characters. At minimum, each stream must
include a 8B/10B special framing character to allow the TSE to character and frame align the
stream. Additionally, the TSE can support a serial TelecomBus protocol, in which TelecomBus
control signals are encoded as 8B/10B special characters. Data is switched through the TSE in
8B/10B code words. The TSE performs character and frame alignment on each stream. The TSE
aligns data from multiple sources prior to switching the data. Data alignment is achieved by
synchronizing the Frame Aligners in transmitting their aligned frame data. The TSE switches the
STS-12 aligned data streams at STS-1 granularity through Time, Space, and then Time switch
stages. The time switch stages perform timeslot interchange on the STS-12 data stream. The
Space switch stage switches data from one STS-12 pipe to another. Each time slot is switched
independently in the Space switch stage.
The TSE supports software configurable dual-page switch settings. This permits new switch
settings to be stored in the inactive page of control settings, while the TSE operates on the active
page of control settings. The TSE switches between control setting pages on STS-1 frame
boundaries for hitless switchover through the device page select pin CMP. Block-by-block
switchover is facilitated by software configurable page select bits.
The TSE transmits data on 64 777.6 MHz LVDS links. As on the receive side, a link contains a
STS-12/STM-4 stream, encoded as 8B/10B characters. Prior to transmission and following
switching, the TSE must reprocess each stream for correct 8B/10B disparity.
The function of the TSE is explained with respect to the block diagram. The flow in the block
diagram is left-to-right. The left-most three units on each of the 64 STS-12 flows (LVDS
Receiver, Data Recovery Unit, and Receive 8B/10B Frame Aligner) receive, decode and align the
incoming flows. The Ingress Time Switch Elements perform timeslot interchange on the STS-12
stream. The Space Switch Element permits arbitrary permutations over space during each time
step. The Egress Time Switch Elements implements another STS-12 timeslot interchange. The
right-most three units (Transmit 8B/10B Disparity Encoder, Serializer, and LVDS Transmitter) re-
encode, serialize and transmit the output streams. Switch control is distributed among the time
and space switching modules. Switch control is organized into pages of control words which
determine what permutations are implemented for each of the twelve STS-1 positions (in time) at
each of the 64 ports (in space) for the switching stage. The Microprocessor Interface is used to
initialize the TSE and to access the switch control settings. JTAG is supported on non-LVDS
signal for board testing. The three modules (CSTR, CSU, and TXREF) provide clock and voltage
references for the other LVDS modules.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PM5380 | PMC-2010299 S/UNI-8x155 Telecom Standard Product Data Sheet [1.91 MB] |
| PM554 | Programmable Quad Supply Monitor with Adjustable Reset and Watchdog Timers; Package: SSOP; No of Pins: 16; Temperature Range: -40°C to +85°C |
| PM555 | 1 to 10 watt encapsulated power modules |
| PM556 | Precision Quad Supply Monitor in 6-Lead SOT-23; Package: SOT; No of Pins: 6; Temperature Range: 0°C to +70°C |
| PM560 | Precision Quad Supply Monitor in 6-Lead SOT-23; Package: SOT; No of Pins: 6; Temperature Range: 0°C to +70°C |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PM5372BIP | 制造商:PMC-Sierra 功能描述: |
| PM5372-BI-P | 制造商:PMC-Sierra 功能描述: |
| PM5376HFI | 制造商:PMC-Sierra 功能描述: |
| PM5377 | 制造商:PMC 制造商全稱(chēng):PMC 功能描述:Single Chip 96-Port STS-1/STM-0 Cross-Connect |
| PM537CE | 制造商:ARTESYN 制造商全稱(chēng):Artesyn Technologies 功能描述:Single, dual and triple output 1 to 10.5 Watt AC/DC encapsulated modules |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。