參數(shù)資料
型號： PM5372-BI
英文描述： Telecommunication IC
中文描述： 通信集成電路
文件頁數(shù)： 51/169頁
文件大?。?/td> 989K
代理商： PM5372-BI
TSE Transmission Switch Element Datasheet
Released
Proprietary and Confidential to PMC-Sierra, Inc., and for its Customers’ Internal Use
Document ID: PMC-1991258, Issue 7
51
The out of position J0 counter is incremented for each K28.5 character it encounters that is out of
position with respect to the current frame alignment. The counter saturates at 3. When the block is
frame aligned, the counter is cleared by an in position K28.5 character. When the block is not
aligned, the counter is cleared by the next occurrence of next 2 K28.5 characters appearing
separated by 125.0 us.
9.2.3
FIFO Buffer
The FIFO buffer sub-block provides isolation between the timing domain of the associated
receive LVDS link and that of the system clock (SYSCLK). Aligned 8B/10B characters are
written into a 10-bit by 24-word deep FIFO at the line clock rate. Data is read from the FIFO at
every SYSCLK cycle.
9.2.4
Frame Counter
The Frame Counter sub-block keeps track of the octet identity of the outgoing data stream. It is
initialized by a delayed version of the RJ0FP signal. It adjusts the read pointer so the J0 byte
location in the FIFO is sampled at specific device wide event. All R8Fas are then aligned to
transmit their J0 byte at this event.
9.3
Ingress Time Switch Element (ITSE)
The ITSE accepts STS-12-aligned cyclic groups of twelve STS-1 samples over twelve time steps
from the R8Fas, and distributes these samples in an arbitrary Time permutation to the Space
Switch Stage. The time permutation is determined by the contents of two switching control
register sets or pages, each of which describes which STS-1 sample should be output during the
i
th
(1 <= i <=12) STS-1 time slot. These control registers are accessible via the microprocessor
bus. Selection of the switching page is determined by the device CMP pin, and on a per ITSE
basis through the microprocessor control interface.
The ITSE can also be set in a BYPASS mode in which no switching is done. When in BYPASS
mode, the latency of the ITSE is the same as when it is in DYNAMIC (switching) mode.
The ITSE is implemented as 2x12 STS-1 buffers, one to accumulate the incoming stream and the
other to accept twelve STS-1s in parallel and then deliver these samples in the order specified by
the switching control registers.
9.4
Space Switch Stage (SSWT)
The SSWT accepts fully aligned STS-12 streams from Ingress Time Stages at 77.76 MHz. The
space stage implements a space switch for each of the twelve times in the cyclic STS-12 time
structure, and delivers the STS-1 samples to the intended Egress LVDS Stages.
相關(guān)PDF資料
PDF描述
PM5380 PMC-2010299 S/UNI-8x155 Telecom Standard Product Data Sheet [1.91 MB]
PM554 Programmable Quad Supply Monitor with Adjustable Reset and Watchdog Timers; Package: SSOP; No of Pins: 16; Temperature Range: -40&deg;C to +85&deg;C
PM555 1 to 10 watt encapsulated power modules
PM556 Precision Quad Supply Monitor in 6-Lead SOT-23; Package: SOT; No of Pins: 6; Temperature Range: 0&deg;C to +70&deg;C
PM560 Precision Quad Supply Monitor in 6-Lead SOT-23; Package: SOT; No of Pins: 6; Temperature Range: 0&deg;C to +70&deg;C
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PM5372BIP 制造商:PMC-Sierra 功能描述:
PM5372-BI-P 制造商:PMC-Sierra 功能描述:
PM5376HFI 制造商:PMC-Sierra 功能描述:
PM5377 制造商:PMC 制造商全稱:PMC 功能描述:Single Chip 96-Port STS-1/STM-0 Cross-Connect
PM537CE 制造商:ARTESYN 制造商全稱:Artesyn Technologies 功能描述:Single, dual and triple output 1 to 10.5 Watt AC/DC encapsulated modules
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*