參數(shù)資料
型號(hào)： T8100A
英文描述： H.100/H.110 Interface and Time-Slot Interchangers
中文描述： H.100/H.110接口和時(shí)隙Interchangers
文件頁(yè)數(shù)： 107/112頁(yè)
文件大?。?/td> 1408K
代理商： T8100A
Lucent Technologies Inc.
103
Advance Data Sheet
November 1999
H.100/H.110 Interfaces and Time-Slot Interchangers
Ambassador T8100A, T8102, and T8105
Appendix B. Minimum Delay and
Constant Delay Connections
B.1 Connection Definitions
Forward
Connection
A forward connection is defined as one
in which the output (
to
) time slot has a
greater value than the input (
from
) time
slot, or put another way, the delta
between them is positive.
A reverse connection is defined as one
in which the output (
to
) time slot has a
lesser value than the input (
from
) time
slot, and the delta between them is
negative.
Reverse
Connection
So, for example, going from TS(1) to TS(38) is a for-
ward connection, and the TS
is +37, but going from
TS(38) to TS(1) is a reverse connection, with a TS
of
–37:
where TS
= TS(
to
) – TS(
from
).
Similarly, a delta can be introduced for streams which
will have a bearing in certain exceptions (discussed
later):
STR
= STR(
to
) – STR(
from
)
There is only one combination which forms a TS
of
+127 or –127:
TS
= TS(127) – TS(0) = +127, and
TS
= TS(0) – TS(127) = –127,
but there are two combinations which form TS
s of
+126 or –126:
TS
= TS(127) – TS(1) = TS(126) – TS(0) = +126, and
TS
= TS(1) – TS(127) = TS(0) – TS(126) = –126,
there are three combinations which yield +125 or –125,
and so on.
The user can utilize the TS
to control the latency of
the resulting connection. In some cases, the latency
must be minimized. In other cases, such as a block of
connections which must maintain some relative integ-
rity while crossing a frame boundary, the required
latency of some of the connections may exceed one
frame (>128 time slots) to maintain the integrity of this
virtual frame.
Each device contains several bits for controlling
latency. Each connection has a bit which is used for
selecting one of two alternating data buffers. These bits
are set in the local connection memory (T8100A,
T8105 only) for local switching or in the tag register
field of the CAM section for H-bus switching. There are
also 2 bits in the CON register, address 0x0E, which
can control the buffer selection on a chip-wide basis.
Bit 1 of the register overrides the indiv idual FME bits.
Bit 0 becomes the global, chip-wide, FME setting.
相關(guān)PDF資料
PDF描述
T8102A H.100/H.110 Interface and Time-Slot Interchangers
T8105A H.100/H.110 Interface and Time-Slot Interchangers
T8100 H.100/H.110 Interface and Time-Slot Interchanger
T8110 Version History
T8301 T8301 Internet Protocol Telephone Phone-On-A-Chip⑩ IP Solution DSP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
T8100A-BAL 制造商:Alcatel-Lucent 功能描述:ELECTRONIC COMPONENT
T8100A-BAL4DB 制造商:AGERE 功能描述:
T8100-D 制造商:GE Sensing & Inspection Technologies 功能描述:CO2/TEMP SENS WALL MNT DUAL OUT
T8100-E 制造商:GE Sensing & Inspection Technologies 功能描述:TRANSMITTER, CO2, HUMIDITY, TEMP 制造商:GE MEASUREMENT & CONTROL 功能描述:TRANSMITTER, CO2, HUMIDITY, TEMP; Plug Type:- ;RoHS Compliant: Yes 制造商:GE MEASUREMENT & CONTROL/GE SENSING 功能描述:TRANSMITTER, CO2, HUMIDITY, TEMP; Plug Type:- ;RoHS Compliant: Yes
T8100-E-D 制造商:GE Sensing & Inspection Technologies 功能描述:TRANSMITTER, CO2, HUMIDITY, TEMP 制造商:GE MEASUREMENT & CONTROL 功能描述:TRANSMITTER, CO2, HUMIDITY, TEMP; Plug Type:- ;RoHS Compliant: Yes 制造商:GE MEASUREMENT & CONTROL/GE SENSING 功能描述:TRANSMITTER, CO2, HUMIDITY, TEMP; Plug Type:- ;RoHS Compliant: Yes
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*