- 您現在的位置：買賣IC網 > PDF目錄371179 > T8100A H.100/H.110 Interface and Time-Slot Interchangers PDF資料下載
參數資料
| 型號： | T8100A |
| 英文描述： | H.100/H.110 Interface and Time-Slot Interchangers |
| 中文描述： | H.100/H.110接口和時隙Interchangers |
| 文件頁數： | 7/112頁 |
| 文件大?。?/td> | 1408K |
| 代理商： | T8100A |
第1頁第2頁第3頁第4頁第5頁第6頁當前第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁
Advance Data Sheet
November 1999
Lucent Technologies Inc.
3
H.100/H.110 Interfaces and Time-Slot Interchangers
Ambassador T8100A, T8102, and T8105
Table of Contents
(continued)
Contents
Page
3.4.2 Setting Up H-Bus Connections....................75
3.4.3 Programming Examples..............................78
3.4.4 Miscellaneous Commands..........................81
4 Electrical Characteristics ........................................82
4.1 Absolute Maximum Ratings ..............................82
4.2 Handling Precautions........................................82
4.3 Crystal Information............................................83
4.4 Reset Pulse.......................................................83
4.5 Thermal Considerations....................................83
4.5.1 Thermal Considerations for the 208 SQFP.83
4.5.2 Thermal Considerations for the 217 PBGA .83
4.6 dc Electrical Characteristics, H-Bus (ECTF
H.100 Spec., Rev. 1.0)......................................84
4.6.1 Electrical Drive Specifications—CT_C8
and /CT_FRAME............................................84
4.7 dc Electrical Characteristics, All Other Pins......84
4.8 H-Bus Timing (Extract from H.100 Spec.,
Rev. 1.0)............................................................85
4.8.1 Clock Alignment .........................................85
4.8.2 Frame Diagram ...........................................85
4.8.3 Detailed Timing Diagram.............................86
4.8.4 ac Electrical Characteristics, Timing,
H-Bus (H.100 Spec., Rev. 1.0)....................87
4.8.5 Detailed Clock Skew Diagram.....................88
4.8.6 ac Electrical Characteristics, Skew
Timing, H-Bus (H.100 Spec., Rev. 1.0).......88
4.8.7 Reset and Power On...................................89
4.9 ac Electrical Characteristics, Local Streams,
and Frames.......................................................89
4.10 ac Electrical Characteristics, Microprocessor
Timing .............................................................91
4.10.1 Microprocessor Access IntelMultiplexed
Write and Read Cycles..............................91
4.10.2 Microprocessor Access MotorolaWrite
and Read Cycles.......................................92
4.10.3 Microprocessor Access IntelDemultiplexed
Write and Read Cycles..............................93
5 Outline Diagrams....................................................94
5.1 208-Pin Square Quad Flat Package (SQFP)....94
5.2 217-Ball Plastic Ball Grid Array (PBGA) ...........95
6 Ordering Information...............................................96
Appendix A. Application of Clock Modes...................97
Appendix B. Minimum Delay and Constant
Delay Connections..............................103
B.1 Connection Definitions....................................103
B.2 Delay Type Definitions....................................104
B.2.1 Exceptions to Minimum Delay...................105
B.2.2 Lower Stream Rates.................................105
B.2.3 Mixed Minimum/Constant Delay...............106
Appendix C. CAM Readback and Pattern
Fill Mode .............................................107
Figures
Page
Figure 1. 208 SQFP—Top View................................. 6
Figure 2. 217 PBGA—Top View................................. 7
Figure 3. Block Diagram of the TSI Devices............. 14
Figure 4. Local Bus Section Function....................... 23
Figure 5. Local Bus Memory Connection Modes...... 24
Figure 6. Local Streams, Memory Structure............. 25
Figure 7. Local Memory (T8100A, T8105 Only),
Fill Patterns ............................................... 26
Figure 8. Simplified Local Memory State
Timing, 65.536 MHz Clock ........................ 29
Figure 9. CAM Architecture ...................................... 31
Figure 10. Simplified H-Bus State Timing,
65.536 MHz Clock................................... 33
Figure 11. Illustration of CAM Cycles ....................... 35
Figure 12. Subrate Switching Example .................... 39
Figure 13. Modifications for Subrate Switching ........ 41
Figure 14. Unpacking Example Using Local
Loopback................................................. 42
Figure 15. Constant Delay/Minimum Delay
Example .................................................. 43
Figure 16. Clocking Section...................................... 44
Figure 17. A, B, and C Clock Fallback State
Diagram................................................... 47
Figure 18. Programming Sequence.......................... 48
Figure 19. Frame Group Output Options.................. 61
Figure 20. External Connection to PLLs................... 71
Figure 21. Physical Connections for H.110 .............. 72
Figure 22. Local-to-Local Connection
Programming (T8100A, T8105 Only) ...... 74
Figure 23. CAM Programming, H-Bus-to-Local
Connection .............................................. 76
Figure 24. Clock Alignment ...................................... 85
Figure 25. Frame Diagram ....................................... 85
Figure 26. Detailed Timing Diagram......................... 86
Figure 27. Detailed Clock Skew Diagram................. 88
Figure 28. ac Electrical Characteristics,
Local Streams, and Frames .................... 90
Figure 29. Microprocessor Access Intel
Multiplexed Write Cycle........................... 91
Figure 30. Microprocessor Access Intel
Multiplexed Read Cycle........................... 91
Figure 31. Microprocessor Access Motorola
Write Cycle.............................................. 92
Figure 32. Microprocessor Access Motorola
Read Cycle.............................................. 92
Figure 33. Microprocessor Access Intel
Demultiplexed Write Cycle ...................... 93
Figure 34. Microprocessor Access Intel
Demultiplexed Read Cycle...................... 93
相關PDF資料 |
PDF描述 |
|---|---|
| T8102A | H.100/H.110 Interface and Time-Slot Interchangers |
| T8105A | H.100/H.110 Interface and Time-Slot Interchangers |
| T8100 | H.100/H.110 Interface and Time-Slot Interchanger |
| T8110 | Version History |
| T8301 | T8301 Internet Protocol Telephone Phone-On-A-Chip⑩ IP Solution DSP |
相關代理商/技術參數 |
參數描述 |
|---|---|
| T8100A-BAL | 制造商:Alcatel-Lucent 功能描述:ELECTRONIC COMPONENT |
| T8100A-BAL4DB | 制造商:AGERE 功能描述: |
| T8100-D | 制造商:GE Sensing & Inspection Technologies 功能描述:CO2/TEMP SENS WALL MNT DUAL OUT |
| T8100-E | 制造商:GE Sensing & Inspection Technologies 功能描述:TRANSMITTER, CO2, HUMIDITY, TEMP 制造商:GE MEASUREMENT & CONTROL 功能描述:TRANSMITTER, CO2, HUMIDITY, TEMP; Plug Type:- ;RoHS Compliant: Yes 制造商:GE MEASUREMENT & CONTROL/GE SENSING 功能描述:TRANSMITTER, CO2, HUMIDITY, TEMP; Plug Type:- ;RoHS Compliant: Yes |
| T8100-E-D | 制造商:GE Sensing & Inspection Technologies 功能描述:TRANSMITTER, CO2, HUMIDITY, TEMP 制造商:GE MEASUREMENT & CONTROL 功能描述:TRANSMITTER, CO2, HUMIDITY, TEMP; Plug Type:- ;RoHS Compliant: Yes 制造商:GE MEASUREMENT & CONTROL/GE SENSING 功能描述:TRANSMITTER, CO2, HUMIDITY, TEMP; Plug Type:- ;RoHS Compliant: Yes |
發(fā)布緊急采購，3分鐘左右您將得到回復。