參數(shù)資料
型號： T8100A
英文描述： H.100/H.110 Interface and Time-Slot Interchangers
中文描述： H.100/H.110接口和時隙Interchangers
文件頁數(shù)： 59/112頁
文件大?。?/td> 1408K
代理商： T8100A
Advance Data Sheet
November 1999
Lucent Technologies Inc.
55
H.100/H.110 Interfaces and Time-Slot Interchangers
Ambassador T8100A, T8102, and T8105
2 Architecture and Functional Description
(continued)
2.5 Clocking Section
(continued)
2.5.8 Clock Control Register Definitions
(continued)
2.5.8.1 Basic Fallback Mode
(continued)
Table 51. CK32 and CK10: Clocks, Locals 3, 2, 1, and 0, 0x05 and 0x06
Registers 0x05 and 0x06 set up L_SC0, 1, 2, and 3. The outputs L_SC[3:0] can be used as bit clocks for the local
streams or as a secondary NETREF. These are programmed using CK32 and CK10, which are presented below.
Reg
CK32
CK10
R/W
—
—
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
LSC3
LSC1
LSC2
LSC0
Register
CK32
CK32
CK10
CK10
Symbol
LSC3
LSC2
LSC1
LSC0
Bit
7—4
3—0
7—4
3—0
Description
LSCn = 0000, Output low.
LSCn = 0001, Local frame (positive pulse).
LSCn = 0010, NETREF (Sec8K).
LSCn = 0011, PLL #2
÷
2.
LSCn = 0100, 2.048 MHz.
LSCn = 0101, 4.096 MHz.
LSCn = 0110, 8.192 MHz.
LSCn = 0111, 16.384 MHz.
LSCn = 1000, Output high.
LSCn = 1001, Local frame, inverted.
LSCn = 1010, NETREF, inverted (negative pulse).
LSCn = 1011, PLL #2
÷
2, inverted.
LSCn = 1100, 2.048 MHz, inverted.
LSCn = 1101, 4.096 MHz, inverted.
LSCn = 1110, 8.192 MHz, inverted.
LSCn = 1111, 16.384 MHz, inverted.
2.5.8.2 CKMD, CKND, CKRD: Clocks, Main,
NETREF, Resource Dividers, 0x07, 0x08, and 0x09
The remaining clock registers are used to program the
three dividers. The main divider is programmed
through CKMD; the resource divider, through CKRD;
and the NETREF divider, through CKND. The dividers
are fully programmable.
I
MAIN and RESOURCE dividers (CKMD, CKRD)
— For BINARY divider values of 1, 2, 4, 8, 16, 32, 64,
128, and 256, output is 50% duty cycle.
— For divider value of 193, output is
almost
50%
duty cycle (low-level duration is one clock cycle
shorter than high-level duration).
— For
all
other divider values, output is a pulse,
whose width is
one full clock period
.
I
NETREF dividers (CKND)
— For binary divider values of 1, 2, 4, 8, 16, 32, 64,
and 128, output is 50% duty cycle.
— For divider values of 256, 193, plus all other non-
binary values, output is a pulse, whose width is
one half of a clock period
, asserted during the
second half of the divider clock period.
In general, the register value is the binary equivalent of
the divisor-minus-one; e.g., an intended divisor of 193
is reduced by 1 to 192, so the register is loaded with
the binary equivalent of 192, which is 0xC0.
0x00 => Divide by 1 (bypass divider)
0x01 => Divide by 2
:
0xC0 => Divide by 193
:
0xFF => Divide by 256
相關(guān)PDF資料
PDF描述
T8102A H.100/H.110 Interface and Time-Slot Interchangers
T8105A H.100/H.110 Interface and Time-Slot Interchangers
T8100 H.100/H.110 Interface and Time-Slot Interchanger
T8110 Version History
T8301 T8301 Internet Protocol Telephone Phone-On-A-Chip⑩ IP Solution DSP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
T8100A-BAL 制造商:Alcatel-Lucent 功能描述:ELECTRONIC COMPONENT
T8100A-BAL4DB 制造商:AGERE 功能描述:
T8100-D 制造商:GE Sensing & Inspection Technologies 功能描述:CO2/TEMP SENS WALL MNT DUAL OUT
T8100-E 制造商:GE Sensing & Inspection Technologies 功能描述:TRANSMITTER, CO2, HUMIDITY, TEMP 制造商:GE MEASUREMENT & CONTROL 功能描述:TRANSMITTER, CO2, HUMIDITY, TEMP; Plug Type:- ;RoHS Compliant: Yes 制造商:GE MEASUREMENT & CONTROL/GE SENSING 功能描述:TRANSMITTER, CO2, HUMIDITY, TEMP; Plug Type:- ;RoHS Compliant: Yes
T8100-E-D 制造商:GE Sensing & Inspection Technologies 功能描述:TRANSMITTER, CO2, HUMIDITY, TEMP 制造商:GE MEASUREMENT & CONTROL 功能描述:TRANSMITTER, CO2, HUMIDITY, TEMP; Plug Type:- ;RoHS Compliant: Yes 制造商:GE MEASUREMENT & CONTROL/GE SENSING 功能描述:TRANSMITTER, CO2, HUMIDITY, TEMP; Plug Type:- ;RoHS Compliant: Yes
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*