- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371179 > T8100A H.100/H.110 Interface and Time-Slot Interchangers PDF資料下載
參數(shù)資料
| 型號： | T8100A |
| 英文描述： | H.100/H.110 Interface and Time-Slot Interchangers |
| 中文描述： | H.100/H.110接口和時隙Interchangers |
| 文件頁數(shù)： | 67/112頁 |
| 文件大?。?/td> | 1408K |
| 代理商： | T8100A |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁當前第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁
Lucent Technologies Inc.
63
Advance Data Sheet
November 1999
H.100/H.110 Interfaces and Time-Slot Interchangers
Ambassador T8100A, T8102, and T8105
2 Architecture and Functional Description
(continued)
2.7 Error Registers
(continued)
The CKW register works in conjunction with the two registers above and with the clock circuitry. It is used to enable
the watchdogs for the clock lines. CKW uses the same mapping as CLKERR1 and CLKERR2, so, for example, a
high in bit 7 will enable the watchdogs for CT_C8A and /CT_FRAMEA. CKW functions as a masking register for
CLKERR1 and CLKERR2. If the appropriate bit is not set, then a failing clock will not be reported. CLKERR3 bit 0
functions as the mask bit for CT_NETREF2 errors.
The SYSERR and CLKERR1 bits, when set, will remain set until they are reset. To reset and clear the two regis-
ters, set the correpsonding bit(s) in the MCR (see Section 2.1 Register/Memory Maps). When clearing the MCR
registers, it takes between one and two state machine clock cycles (15.25 ns to 30.5 ns) from the trailing edge of
WRn strobe to assertion of the internal CER/SER strobes. These internal strobes immediately (asynchronously)
reset their respective registers.
Table 59. CLKERR3: Error Indicator and Current Status, 0x2C
Note: Bits [7:4] are read only, bits [3:0] are read/write.
Table 60. SYSERR: System Error Register, 0x2A
* This error bit is selective. It will only flag an error if the clocks that fail correspond to the selected clock mode. For example, if MVIP mode is
selected (in register CKM), the proper fallback mode has been set (in register CKS), and the MVIP clocks are not masked (register CKW,
above), then FBE will go high when a failure is detected on /FR_COMPn, C2, or /C4. Thus, unmasked, failing non-MVIPclocks will be flagged
in the CLKERR1 and CLKERR2 registers but will not set the FBE flag in SYSERR.
Reg
R/W
R/W
Bit 7
Bit 6
Bit 5
N2E
Bit 4
N1E
Bit 3
Bit 2
RES
Bit 1
Bit 0
N2N
CLKERR3
RES
Symbol
RES
N2E
Bit
7—6
5
Description
Reserved bit position. Read only.
Read only.
N2E => Reports failures on CT_NETREF2.
Read only.
N1E => Reports failures on CT_NETREF1.
Reserved bit position. Read/write.
Read/write.
N2N = 0, Disable error reporting on NETREF2.
N2N = 1, Enable error reporting on NETREF2.
N1E
4
RES
N2N
3—1
0
Reg
R/W
—
Bit 7
CUE
Bit 6
CUO
Bit 5
CUL
Bit 4
COE
Bit 3
COO
Bit 2
COL
Bit 1
RES
Bit 0
FBE
SYSERR
Symbol
CUE
CUO
CUL
COE
COO
COL
RES
FBE
Bit
7
6
5
4
3
2
1
0
Description
CUE => Even CAM underflow, set by an unmatched comparison.
CUO => Odd CAM underflow, set by an unmatched comparison.
CUL => Local CAM underflow, set by an unmatched comparison.
COE => Even CAM overflow, set by a write to a full CAM.
COO => Odd CAM overflow, set by a write to a full CAM.
COL => Local CAM overflow, set by a write to a full CAM.
RES => Reserved bit position.
FBE => Fallback enabled, status which indicates that a clock error has occurred and fall-
back operations are in effect*.
相關PDF資料 |
PDF描述 |
|---|---|
| T8102A | H.100/H.110 Interface and Time-Slot Interchangers |
| T8105A | H.100/H.110 Interface and Time-Slot Interchangers |
| T8100 | H.100/H.110 Interface and Time-Slot Interchanger |
| T8110 | Version History |
| T8301 | T8301 Internet Protocol Telephone Phone-On-A-Chip⑩ IP Solution DSP |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| T8100A-BAL | 制造商:Alcatel-Lucent 功能描述:ELECTRONIC COMPONENT |
| T8100A-BAL4DB | 制造商:AGERE 功能描述: |
| T8100-D | 制造商:GE Sensing & Inspection Technologies 功能描述:CO2/TEMP SENS WALL MNT DUAL OUT |
| T8100-E | 制造商:GE Sensing & Inspection Technologies 功能描述:TRANSMITTER, CO2, HUMIDITY, TEMP 制造商:GE MEASUREMENT & CONTROL 功能描述:TRANSMITTER, CO2, HUMIDITY, TEMP; Plug Type:- ;RoHS Compliant: Yes 制造商:GE MEASUREMENT & CONTROL/GE SENSING 功能描述:TRANSMITTER, CO2, HUMIDITY, TEMP; Plug Type:- ;RoHS Compliant: Yes |
| T8100-E-D | 制造商:GE Sensing & Inspection Technologies 功能描述:TRANSMITTER, CO2, HUMIDITY, TEMP 制造商:GE MEASUREMENT & CONTROL 功能描述:TRANSMITTER, CO2, HUMIDITY, TEMP; Plug Type:- ;RoHS Compliant: Yes 制造商:GE MEASUREMENT & CONTROL/GE SENSING 功能描述:TRANSMITTER, CO2, HUMIDITY, TEMP; Plug Type:- ;RoHS Compliant: Yes |
發(fā)布緊急采購，3分鐘左右您將得到回復。