- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371179 > T8100A H.100/H.110 Interface and Time-Slot Interchangers PDF資料下載
參數(shù)資料
| 型號(hào)： | T8100A |
| 英文描述： | H.100/H.110 Interface and Time-Slot Interchangers |
| 中文描述： | H.100/H.110接口和時(shí)隙Interchangers |
| 文件頁數(shù)： | 60/112頁 |
| 文件大小： | 1408K |
| 代理商： | T8100A |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁當(dāng)前第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁
56
Lucent Technologies Inc.
Advance Data Sheet
November 1999
H.100/H.110 Interfaces and Time-Slot Interchangers
Ambassador T8100A, T8102, and T8105
2 Architecture and Functional Description
(continued)
2.5 Clocking Section
(continued)
2.5.8 Clock Control Register Definitions
(continued)
2.5.8.2 CKMD, CKND, CKRD: Clocks, Main, NETREF, Resource Dividers, 0x07, 0x08, and 0x09
(continued)
The CON register controls various features of the device. It has a bit for enabling/disabling the use of the GPD reg-
ister and a bit for selecting NETREF_1 or NETREF_2. It also has 3 bits for using the L_REF pairing feature. The
last 2 bits are programmed when using the minimum and constant delay settings for data transfers. The description
and use of the bit(s) for a particular feature is described in the section which pertains to the feature.
Table 52. CON Register 0x0E
Reg
CON
R/W
—
Bit 7
RES
Bit 6
GPDENB
Bit 5
NETSEL
Bit 4
Bit 3
LREFIFS
Bit 2
LREFIBC
Bit 1
CED
Bit 0
GFME
LREFENB
Symbol
Reserved
GPDENB
Bit
7
6
Description
Reserved.
0: Disables the GPD register.
1: Enables the GPD register.
0: Select NETREF_1.
1: Select NETREF_2.
0: LREF’s are 8 unsynchronized inputs.
1: LREF’s are 4 pairs of synchronized inputs.
0: LREF frame strobe is not inverted.
1: LREF frame strobe is inverted.
0: LREF bit clock is not inverted.
1: LREF bit clock is inverted.
0: Individual FME bits are used for all transfers.
1: Value of GFME (CON register bit 0) is used for all transfers.
0: Only reverse connections provide constant delay.
1: Only forward connections provide constant delay.
NETSEL
5
LREFENB
4
LREFIFS
3
LREFIBC
2
CED
1
GFME
0
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| T8102A | H.100/H.110 Interface and Time-Slot Interchangers |
| T8105A | H.100/H.110 Interface and Time-Slot Interchangers |
| T8100 | H.100/H.110 Interface and Time-Slot Interchanger |
| T8110 | Version History |
| T8301 | T8301 Internet Protocol Telephone Phone-On-A-Chip⑩ IP Solution DSP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| T8100A-BAL | 制造商:Alcatel-Lucent 功能描述:ELECTRONIC COMPONENT |
| T8100A-BAL4DB | 制造商:AGERE 功能描述: |
| T8100-D | 制造商:GE Sensing & Inspection Technologies 功能描述:CO2/TEMP SENS WALL MNT DUAL OUT |
| T8100-E | 制造商:GE Sensing & Inspection Technologies 功能描述:TRANSMITTER, CO2, HUMIDITY, TEMP 制造商:GE MEASUREMENT & CONTROL 功能描述:TRANSMITTER, CO2, HUMIDITY, TEMP; Plug Type:- ;RoHS Compliant: Yes 制造商:GE MEASUREMENT & CONTROL/GE SENSING 功能描述:TRANSMITTER, CO2, HUMIDITY, TEMP; Plug Type:- ;RoHS Compliant: Yes |
| T8100-E-D | 制造商:GE Sensing & Inspection Technologies 功能描述:TRANSMITTER, CO2, HUMIDITY, TEMP 制造商:GE MEASUREMENT & CONTROL 功能描述:TRANSMITTER, CO2, HUMIDITY, TEMP; Plug Type:- ;RoHS Compliant: Yes 制造商:GE MEASUREMENT & CONTROL/GE SENSING 功能描述:TRANSMITTER, CO2, HUMIDITY, TEMP; Plug Type:- ;RoHS Compliant: Yes |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。