參數(shù)資料
型號(hào)： T8100A
英文描述： H.100/H.110 Interface and Time-Slot Interchangers
中文描述： H.100/H.110接口和時(shí)隙Interchangers
文件頁(yè)數(shù)： 9/112頁(yè)
文件大?。?/td> 1408K
代理商： T8100A
Advance Data Sheet
November 1999
Lucent Technologies Inc.
5
H.100/H.110 Interfaces and Time-Slot Interchangers
Ambassador T8100A, T8102, and T8105
Table of Contents
(continued)
Tables
Page
Table 43. H
SL: H-Bus Stream Control, Low Byte,
0x10
............................................................37
Table 44. H
SL: H-Bus Stream Control, High Byte,
0x11
............................................................38
Table 45. Permitted Tag Extensions ..........................40
Table 46. CKM: Clocks, Main Clock Selection,
0x00 ...........................................................49
Table 47. CKN: Clocks, NETREF Selections,
0x01 ...........................................................50
Table 48. CKP: Clocks, Programmable Outputs,
0x02 ...........................................................51
Table 49. CKR: Clocks, Resource Selection,
0x03 ...........................................................52
Table 50. CKS: Clocks, Secondary (Fallback)
Selection, 0x04 ..........................................53
Table 51. CK32 and CK10: Clocks, Locals 3, 2, 1,
and 0, 0x05 and 0x06 ................................55
Table 52. CON Register 0x0E ....................................56
Table 53. LREF Pairs..................................................57
Table 54.
CKM (0x00) CKSEL Values to Select
LREF Pairs .................................................57
Table 55. FRHA, Frame Group A High Address
and Control, 0x21 .....................................59
Table 56. FRHB, Frame Group B High Address
and Control, 0x23 ......................................59
Table 57. FRPH: Frame Group B, Programmed
Output, High, 0x25 ....................................61
Table 58. CLKERR1 and CLKERR2: Error Indicator
and Current Status, 0x28 and 0x29 ...........62
Table 59. CLKERR3: Error Indicator and Current
Status, 0x2C .............................................63
Table 60. SYSERR: System Error Register,
0x2A ..........................................................63
Table 61. JTAG Instruction Set .................................64
Table 62. JTAG Scan Register .................................65
Tables
Page
Table 63. DIAG1: Diagnostics Register 1, 0x30..........67
Table 64. DIAG2: Diagnostics Register 2, 0x31..........68
Table 65. DIAG3: Diagnostics Register 3, 0x32..........68
Table 66. Device Identification Register, 0xFE ...........70
Table 67. GMODE:
Global Mode Register, 0xFF
.......70
Table 68. LPUE Control Pins ......................................71
Table 69. Time-Slot Bit Decoding ..............................73
Table 70. IDR: Indirect Data Register, Local
Connections Only ......................................74
Table 71. IDR: Indirect Data Register, H-Bus
Connections Only .....................................75
Table 72. Crystal Specifications .................................83
Table 73.
Use of an Oscillator as an Alternative to
Using a Crystal
..........................................83
Table 74. Electrical Drive Specifications—CT_C8
and /CT_FRAME .......................................84
Table 75. dc Electrical Characteristics, All
Other Pins ..................................................84
Table 76. ac Electrical Characteristics, Timing,
H-Bus (H.100 Spec., Rev. 1.0) .................87
Table 77. ac Electrical Characteristics, Skew
Timing, H-Bus (H.100 Spec., Rev. 1.0) ....88
Table 78. Reset and Power On ..................................89
Table 79. ac Electrical Characteristics, Local
Streams, and Frames ................................89
Table 80. L_SC[3:0] and Frame Group Rise and
Fall Time.....................................................89
Table 81. Microprocessor Access Timing ..................93
Table 82. Clock Register Programming Profile for
the Four Previous Examples ...................102
Table 83. Table of Special Cases (Exceptions) .......105
相關(guān)PDF資料
PDF描述
T8102A H.100/H.110 Interface and Time-Slot Interchangers
T8105A H.100/H.110 Interface and Time-Slot Interchangers
T8100 H.100/H.110 Interface and Time-Slot Interchanger
T8110 Version History
T8301 T8301 Internet Protocol Telephone Phone-On-A-Chip⑩ IP Solution DSP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
T8100A-BAL 制造商:Alcatel-Lucent 功能描述:ELECTRONIC COMPONENT
T8100A-BAL4DB 制造商:AGERE 功能描述:
T8100-D 制造商:GE Sensing & Inspection Technologies 功能描述:CO2/TEMP SENS WALL MNT DUAL OUT
T8100-E 制造商:GE Sensing & Inspection Technologies 功能描述:TRANSMITTER, CO2, HUMIDITY, TEMP 制造商:GE MEASUREMENT & CONTROL 功能描述:TRANSMITTER, CO2, HUMIDITY, TEMP; Plug Type:- ;RoHS Compliant: Yes 制造商:GE MEASUREMENT & CONTROL/GE SENSING 功能描述:TRANSMITTER, CO2, HUMIDITY, TEMP; Plug Type:- ;RoHS Compliant: Yes
T8100-E-D 制造商:GE Sensing & Inspection Technologies 功能描述:TRANSMITTER, CO2, HUMIDITY, TEMP 制造商:GE MEASUREMENT & CONTROL 功能描述:TRANSMITTER, CO2, HUMIDITY, TEMP; Plug Type:- ;RoHS Compliant: Yes 制造商:GE MEASUREMENT & CONTROL/GE SENSING 功能描述:TRANSMITTER, CO2, HUMIDITY, TEMP; Plug Type:- ;RoHS Compliant: Yes
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*