- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371179 > T8100A H.100/H.110 Interface and Time-Slot Interchangers PDF資料下載
參數(shù)資料
| 型號： | T8100A |
| 英文描述： | H.100/H.110 Interface and Time-Slot Interchangers |
| 中文描述： | H.100/H.110接口和時隙Interchangers |
| 文件頁數(shù)： | 52/112頁 |
| 文件大小： | 1408K |
| 代理商： | T8100A |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁當(dāng)前第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁
48
Lucent Technologies Inc.
Advance Data Sheet
November 1999
H.100/H.110 Interfaces and Time-Slot Interchangers
Ambassador T8100A, T8102, and T8105
2 Architecture and Functional Descrip-
tion
(continued)
2.5 Clocking Section
(continued)
2.5.7 Clock Fallback
(continued)
The following conditions must be met before fallback is
initiated:
I
Fallback must be enabled in register CKS.
I
Failure of one or more of the clocks selected through
the CKSEL bits in the CKM register.
I
All clocks which comprise the selection from CKSEL
must be unmasked in register CKW (see Section 2.7
Error Registers).
The devices contain a fallback register which enables a
backup set of controls for the clock resources during a
clock failure. In addition, a fallback state machine pro-
vides some basic decision-making for controlling some
of the clock outputs when the feature is enabled. While
slaving to the bus, the primary course of action in fall-
back is the swap between the A clocks and B clocks as
the primary synchronization sources. A slave may
become a master only under software control; i.e.,
there is no automatic promotion mechanism. As a mas-
ter, the devices detect their own failures and remove
their clocks from the bus. If a failure is detected on the
other main set (e.g., B master detects failures on the A
master), then the devices can assume the role of the
primary synchronization source by driving all compati-
bility clocks (H-MVIP and SC-Bus). Clock failures are
flagged through the CLKERR1, CLKERR2, and
CLKERR3 registers (Section 2.7 Error Registers).
Additional fallback details are discussed in relationship
to the clock registers in the next section. The divide-by-
4 block for XTALIN, shown in Figure 16, is used only for
fallback. See Figure 17 for a diagram of the basic state
machine which controls the A, B, and C (compatibility)
clocks. Figure 18 shows a diagram for programming the
device’s registers when a fallback condition is detected.
Figure 18 shows the steps required to program the reg-
isters when a fallback condition is detected.
Restarting the clocks after a fallback condition:
1. Clear the CKW register to prevent any more clock errors.
2. Clear CKM bit 5 (CCD) to be a slave.
3. Clear CKP bits 2 and 3 to prevent sourcing a compatility clock.
4. Set CKM bit 5 (CCD) to be a master again.
5. Set CKP bits 2 and 3 to drive the appropriate A or B clocks.
6. Clear SYSERR and CLKERR bits via MCR.
7. Set the appropriate bits in CKW to enable watchdogs.
5-7250aF
Figure 18. Programming Sequence
REPROGRAM PRIMARY
SELECTION:
CKR, CKM, CKP,
CKMD, CKRD
ENABLE OUTPUTS:
MCR = 0x0E
ENABLE WATCHDOGS:
CKW
≠
0x00
PROGRAM PRIMARY
SELECTION:
CKR, CKM, CKP,
CKMD, CKRD
DISABLE WATCHDOGS:
CKW = 0x00
CLEAR FALLBACK ERROR:
MCR = 0x6E
PROGRAM OTHER
REGISTERS
REPROGRAM SECONDARY
SELECTION: CKS,
IF REQUIRED
ENABLE WATCHDOGS:
CKW
≠
0x00
DISABLE WATCHDOGS:
CKW = 0x00
PROGRAM SECONDARY
SELECTION: CKS
PROGRAM OTHER
CLOCKS: CKN, CKND,
CK32, CK10
CONNECT
FALLBACK
YES, INTERRUPT
SERVICE ROUTINE
RETURN FROM
INTERRUPT
(IN
OPERATION)
NO
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| T8102A | H.100/H.110 Interface and Time-Slot Interchangers |
| T8105A | H.100/H.110 Interface and Time-Slot Interchangers |
| T8100 | H.100/H.110 Interface and Time-Slot Interchanger |
| T8110 | Version History |
| T8301 | T8301 Internet Protocol Telephone Phone-On-A-Chip⑩ IP Solution DSP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| T8100A-BAL | 制造商:Alcatel-Lucent 功能描述:ELECTRONIC COMPONENT |
| T8100A-BAL4DB | 制造商:AGERE 功能描述: |
| T8100-D | 制造商:GE Sensing & Inspection Technologies 功能描述:CO2/TEMP SENS WALL MNT DUAL OUT |
| T8100-E | 制造商:GE Sensing & Inspection Technologies 功能描述:TRANSMITTER, CO2, HUMIDITY, TEMP 制造商:GE MEASUREMENT & CONTROL 功能描述:TRANSMITTER, CO2, HUMIDITY, TEMP; Plug Type:- ;RoHS Compliant: Yes 制造商:GE MEASUREMENT & CONTROL/GE SENSING 功能描述:TRANSMITTER, CO2, HUMIDITY, TEMP; Plug Type:- ;RoHS Compliant: Yes |
| T8100-E-D | 制造商:GE Sensing & Inspection Technologies 功能描述:TRANSMITTER, CO2, HUMIDITY, TEMP 制造商:GE MEASUREMENT & CONTROL 功能描述:TRANSMITTER, CO2, HUMIDITY, TEMP; Plug Type:- ;RoHS Compliant: Yes 制造商:GE MEASUREMENT & CONTROL/GE SENSING 功能描述:TRANSMITTER, CO2, HUMIDITY, TEMP; Plug Type:- ;RoHS Compliant: Yes |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。