- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄98254 > TLV320AIC36IZQE (TEXAS INSTRUMENTS INC) SPECIALTY CONSUMER CIRCUIT, PBGA80 PDF資料下載
參數(shù)資料
| 型號(hào)： | TLV320AIC36IZQE |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類(lèi)： | 消費(fèi)家電 |
| 英文描述： | SPECIALTY CONSUMER CIRCUIT, PBGA80 |
| 封裝： | 5 X 5 MM, GREEN, PLASTIC, VFBGA-80 |
| 文件頁(yè)數(shù)： | 82/165頁(yè) |
| 文件大?。?/td> | 1895K |
| 代理商： | TLV320AIC36IZQE |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)當(dāng)前第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)
www.ti.com
SBAS387A – MAY 2009 – REVISED JUNE 2010
The ADC must be enabled to supply biasing to the PGA. The bypass amplifiers have a fixed gain of –6 dB
for single-ended output to HP_L/HP_R and REC_L/REC_R, and 0 dB gain for differential output to
LINEOUT_L/LINEOUT_R
5.4.4
Line Input Routing
To avoid excessive internal DC offset, the line inputs should be routed to the Headphone Outputs
whenever the line inputs are activated, even if the bypass paths to the Headphone Outputs are not
needed. This can be accomplished by writing 1 to bit D7 of registers 45 and 55 in Page 2. If the line
input-to-headphone output bypass paths are not needed, they can be muted in the same registers.
5.5
Device Initialization
5.5.1
Reset
The TLV320AIC36 internal logic must be initialized to a known condition for proper device function. To
initialize the device in its default operating condition, the hardware reset pin (RESETB) must be pulled low
for at least 100 ns. For this initialization to work, the IOVDD and DVdd supplies must be powered up. It is
recommended that while the DVdd supply is being powered up, the RESETB pin be pulled low.
The device can also be reset through software by writing 1 into Page 0, Register 1 followed by writing 0
into Page 0, Register 1. After a device reset, all registers are initialized with default values as listed in the
Register Map section.
5.5.2
Device Startup Lockout Times
After the is initialized through hardware reset at power-up or software reset, the internal memories are
initialized to default values. This initialization occurs within 1 ms after pulling the RESETB signal high.
During this initialization phase, no Register read or Register write operation should be performed on ADC
or DAC coefficient buffers. Also, no block within the codec should be powered up during the initialization
phase.
5.5.3
PLL Startup
Whenever the PLL is powered up, a startup delay of approximately of 10 ms is involved after the power up
command of the PLL and before the clocks are available to the codec. This delay enables stable operation
of PLL and clock-divider logic.
5.6
ADC
5.6.1
Concept
The TLV320AIC36 includes a stereo audio ADC, which uses a delta-sigma modulator with a
programmable oversampling ratio, followed by a digital decimation filter. The ADC supports sampling rates
from 8 to 192 kHz. To provide optimal system power management, the stereo ADC can be powered up
one channel at a time, to support the case where only mono record capability is required. In addition, both
channels can be fully powered or entirely powered down. Because of the oversampling nature of the audio
ADC and the integrated digital decimation filtering, requirements for analog anti-aliasing filtering are very
relaxed. The TLV320AIC36 integrates a second-order analog anti-aliasing filter with 28-dB attenuation at 6
MHz. This filter, combined with the digital decimation filter, provides sufficient anti-aliasing filtering without
requiring additional external components.
5.6.2
Routing
As shown in Figure 5-2, the TLV320AIC36 includes eight analog inputs that can be connected to two fully
differential input amplifiers (one per ADC/PGA channel). By turning on only one set of switches per
amplifier at a time, the inputs can be effectively multiplexed to each ADC/PGA channel. By turning on
multiple sets of switches per amplifier at a time, audio sources can be mixed.
Copyright 2009–2010, Texas Instruments Incorporated
APPLICATION INFORMATION
23
Product Folder Link(s): TLV320AIC36
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TLV320DAC23IPW | SERIAL INPUT LOADING, 32-BIT DAC, PDSO28 |
| TLV320DAC23IGQER | SERIAL INPUT LOADING, 32-BIT DAC, PBGA80 |
| TLV320DAC23PWR | SERIAL INPUT LOADING, 32-BIT DAC, PDSO28 |
| TLV320DAC23RHDR | SERIAL INPUT LOADING, 32-BIT DAC, PQCC28 |
| TLV320DAC23RHDG4 | SERIAL INPUT LOADING, 32-BIT DAC, PQCC28 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TLV320AIC36IZQER | 功能描述:接口—CODEC Low Pwr Stereo Aud Codec RoHS:否 制造商:Texas Instruments 類(lèi)型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類(lèi)型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel |
| TLV320ALC23 | 制造商:TI 制造商全稱(chēng):Texas Instruments 功能描述:Evaluation Platform for the TLV320ALC23 Stereo Audio CODEC and TLV230DAC23 Stereo DAC |
| TLV320ALC31 | 制造商:BB 制造商全稱(chēng):BB 功能描述:LOW POWER STEREO AUDIO CODEC FOR PORTABLE AUDIO/TELEPHONY |
| TLV320DA26IRHBG4 | 功能描述:音頻數(shù)/模轉(zhuǎn)換器 IC Lo-Pwr Ster DAC w/Hdphn/Spkr Amp RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量: 分辨率:16 bit 接口類(lèi)型:I2S, UBS 轉(zhuǎn)換速率: 信噪比:98 dB 工作電源電壓:5 V DAC 輸出端數(shù)量:2 工作溫度范圍:- 25 C to + 85 C 電源電流:23 mA 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TQFP-32 封裝:Reel |
| TLV320DAC23 | 制造商:TI 制造商全稱(chēng):Texas Instruments 功能描述:STEREO AUDIO D/A CONVERTER, 8-TO 96KHZ WITH INTERGRATED HEADPHONE AMPLIFIER |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。