參數(shù)資料
型號(hào): TLV320AIC36IZQE
廠商: TEXAS INSTRUMENTS INC
元件分類: 消費(fèi)家電
英文描述: SPECIALTY CONSUMER CIRCUIT, PBGA80
封裝: 5 X 5 MM, GREEN, PLASTIC, VFBGA-80
文件頁數(shù): 83/165頁
文件大?。?/td> 1895K
代理商: TLV320AIC36IZQE
Analog
In
Input
Selection
AnalogGain
ADC
PGA
Digital
Volume
Control
DigitalGain
Adjust
Frequency
Response/
Gain
ADC
Filtering
Audio
Interface
+6, 0, -6 dB
0...47.5 dB
Step = 0.5 dB
-12 .. 20 dB
Step = 0.5 dB
0 .. -0.4 dB
Step = 0.1 dB
Fully
Programmable
Coefficients
SBAS387A – MAY 2009 – REVISED JUNE 2010
www.ti.com
In most applications, high-input impedance is desired for analog inputs. However when used with high
gain, as in the case of microphone inputs, the higher-input impedance results in higher noise or lower
dynamic range. The TLV320AIC36 gives the user the flexibility of choosing the input impedance from
10k
, 20k and 40k. When multiple inputs are mixed together, by choosing different input impedances,
level adjustment can be achieved. For example, if one input is selected with 10k
input impedance and
the second input is selected with 20k
input impedance, then the second input is attenuated by half as
compared to the first input. This input level control is intended to be a volume control, but instead used for
level setting.
Mixing of multiple inputs can easily lead to PGA outputs that exceed the range of the internal amplifiers,
resulting in saturation and clipping of the mixed output signal. Whenever mixing is being implemented, the
system designer is advised to take adequate precautions to avoid such a saturation from occurring. In
general, the mixed (summed) signal should not exceed 0 dB.
Typically, voice or audio signal inputs are capacitively coupled to the device. This allows the device to
independently set the common mode of the input signals to values chosen by register control of Page 1,
Register 10, D(6) to either 0.9 V or 0.75 V. The correct value maximizes the dynamic range across the
entire analog-supply range. Failure to capacitively connect the input to the device can cause high offset
due to mismatch in source common-mode and device common-mode setting. In extreme cases it could
also saturate the analog channel, causing distortion.
5.7
ADC Gain Setting
When the gain of the ADC channel is kept at 6 dB and the common mode is set to 0.75 V, a single-ended
input of 0.375 VRMS results in a full-scale digital signal at the output of ADC channel. Similarly, when the
gain is kept at 6 dB, and common mode is set to 0.9 V, a single-ended input of 0.5 VRMS results in a
full-scale digital signal at the output of the ADC channel. However various block functions control the gain
through the channel. The gain applied by the PGA is described in Table 5-1. Additionally, the digital
volume control adjusts the gain through the channel, as described in Section 5.7.2. A finer level of gain is
controlled by fine gain control, as described in Section 5.7.3. The decimation filters A, B, and C along with
the delta-sigma modulator contribute to a DC gain of 1.0 through the channel.
5.7.1
Analog PGA
The TLV320AIC36 features a built-in low-noise PGA for boosting low-level signals, such as direct
microphone inputs, to full-scale to achieve high SNR. This PGA can provide a gain in the range of 0 dB to
47.5 dB for single-ended inputs or 6 dB to 53.5 dB for fully differential inputs (gain calculated with respect
to input impedance setting of 10k
; 20k input impedance will result in 6 dB lower and 40k will result in
12 dB lower gain). This gain can be user controlled by writing to Page 1, Register 59 and Page 1, Register
60. In the AGC mode this gain can also be automatically controlled by the built-in hardware AGC.
24
APPLICATION INFORMATION
Copyright 2009–2010, Texas Instruments Incorporated
Product Folder Link(s): TLV320AIC36
相關(guān)PDF資料
PDF描述
TLV320DAC23IPW SERIAL INPUT LOADING, 32-BIT DAC, PDSO28
TLV320DAC23IGQER SERIAL INPUT LOADING, 32-BIT DAC, PBGA80
TLV320DAC23PWR SERIAL INPUT LOADING, 32-BIT DAC, PDSO28
TLV320DAC23RHDR SERIAL INPUT LOADING, 32-BIT DAC, PQCC28
TLV320DAC23RHDG4 SERIAL INPUT LOADING, 32-BIT DAC, PQCC28
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TLV320AIC36IZQER 功能描述:接口—CODEC Low Pwr Stereo Aud Codec RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel
TLV320ALC23 制造商:TI 制造商全稱:Texas Instruments 功能描述:Evaluation Platform for the TLV320ALC23 Stereo Audio CODEC and TLV230DAC23 Stereo DAC
TLV320ALC31 制造商:BB 制造商全稱:BB 功能描述:LOW POWER STEREO AUDIO CODEC FOR PORTABLE AUDIO/TELEPHONY
TLV320DA26IRHBG4 功能描述:音頻數(shù)/模轉(zhuǎn)換器 IC Lo-Pwr Ster DAC w/Hdphn/Spkr Amp RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量: 分辨率:16 bit 接口類型:I2S, UBS 轉(zhuǎn)換速率: 信噪比:98 dB 工作電源電壓:5 V DAC 輸出端數(shù)量:2 工作溫度范圍:- 25 C to + 85 C 電源電流:23 mA 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TQFP-32 封裝:Reel
TLV320DAC23 制造商:TI 制造商全稱:Texas Instruments 功能描述:STEREO AUDIO D/A CONVERTER, 8-TO 96KHZ WITH INTERGRATED HEADPHONE AMPLIFIER