
TMXF28155 Super Mapper
155/51 Mbits/s SONET/SDH x28/x21 DS1/E1
Preliminary Data Sheet, Rev. 1
October 2000
168
Lucent Technologies Inc.
TMUX Functional Description
(continued)
TMUX Register Descriptions
(continued)
Table 72. TMUX_TPRDI_CTL, Transmit High-Speed Path RDI Control Parameters (R/W)
Table 73. TMUX_TZ0_INS_VAL, Transmit TOH and POH Insert Values (R/W)
Table 74. TMUX_TS1_F1_INS_VAL, Transmit TOH and POH Insert Values (R/W)
Address Bit
Name
Function
Reset
Default
0x000
0
0x4003B 15:8
—
Reserved.
7:5
TMUX_TRTIM_PRDIINH[3:1]
Transmit Receive Trace Identifier Mismatch Path
RDI Inhibit.
When a 1, causes the associated failure
not to contribute to the automatic insertion of RDI-P;
otherwise, the associated alarm contributes to the gen-
eration of RDI-P.
TMUX_TRUEQ_PRDIINH
Transmit Receive Unequipped Path RDI Inhibit.
When a 1, causes the associated failure not to contrib-
ute to the automatic insertion of RDI-P; otherwise, the
associated alarm contributes to the generation of RDI-P.
TMUX_TRPLM_PRDIINH
Transmit Receive Payload Label Mismatch Path RDI
Inhibit.
When a 1, causes the associated failure not to
contribute to the automatic insertion of RDI-P; other-
wise, the associated alarm contributes to the generation
of RDI-P.
TMUX_TRLOP_PRDIINH
Transmit Receive Loss-of-Pointer RDI Inhibit.
When
a 1, causes the associated failure not to contribute to
the automatic insertion of RDI-P; otherwise, the associ-
ated alarm contributes to the generation of RDI-P.
TMUX_TRPAIS_PRDIINH
Transmit Receive Path AIS RDI Inhibit.
Same as
above.
TMUX_TEPRDI_MODE
Transmit Enhanced RDI Mode.
When a 1, causes the
enhanced 3-bit path RDI value to be transmitted in
G1[3:1]; otherwise, a one-bit value (G1[3]) is sent.
4
0
3
0
2
0
1
0
0
0
Address
Bit
Name
Function
Reset
Default
0x00
0x4003C
15:8
TMUX_TZ03INS[7:0]
Transmit Z0-3 Data Insert Value.
Register value is
inserted into the STS-3/STM-1 (AU-4) output Z0-3 byte
if TMUX_THSZ0INS (Table 69) is asserted.
Transmit Z0-2 Data Insert Value.
Register value is
inserted into the STS-3/STM-1 (AU-4) output Z0-2 byte
if TMUX_THSZ0INS is asserted.
7:0
TMUX_TZ02INS[7:0]
0x00
Address
Bit
Name
Function
Reset
Default
0x00
0x4003D
15:8
TMUX_TS1INS[7:0]
Transmit S1 Data Insert Value.
Register value is
inserted into the STS-3/STM-1 (AU-4) output S1 byte if
TMUX_THSS1INS (Table 69) is asserted.
Transmit F1 Data Insert Value.
Register value is
inserted into the STS-3/STM-1 (AU-4) output F1 byte if
TMUX_THSF1INS (Table 69) is asserted.
7:0
TMUX_TF1INS[7:0]
0x00