
TMXF28155 Super Mapper
155/51 Mbits/s SONET/SDH x28/x21 DS1/E1
Preliminary Data Sheet, Rev. 1
October 2000
108
Lucent Technologies Inc.
TMUX Functional Description
(continued)
Receive Direction (Receive Path from Sonet/SDH)
(continued)
RDI-P Detection.
A remote defect indication-path (RDI-P) signal indicates to STS path terminating equipment
(PTE) that its peer STS PTE has detected a defect on the signal that it originated. The TMUX supports a one-bit
RDI-P code as well as a 3-bit enhanced RDI-P code; the mode is selectable using the TMUX_REPRDI_MODE
(Table 57). If TMUX_REPRDI_MODE = 0, then the one-bit code is supported, and if TMUX_REPRDI_MODE = 1,
then the 3-bit enhanced path RDI code is supported.
The TMUX monitors for a one-bit RDI-P code in G1[3] or a 3-bit enhanced remote defect indication (RDI-P) condi-
tion in G1[3:1]. The current value of the path RDI state will be detected after a number of consecutive occurrences
determined by the value in TMUX_CNTDRDIP[3:0] (Table 61). The current value(s) will be stored in
TMUX_RDIPMON[1—3][2:0]] (Table 66), for nonenhanced RDI-P mode, and the current value(s) will be stored in
TMUX_RDIPMON[1—3][2:0], for enhanced RDI-P mode. Any change to TMUX_RDIPMON[1—3][2:0] will be
reported in TMUX_RRDIPD[1—3] with interrupt mask bits,TMUX_RRDIPM[1—3] (Table 49).
The continuous N times detection counter(s) will be reset to 0 upon the transition of the framer into the out of frame
state.
REI-P Detection.
Bits [7:4] of the G1 byte are allocated for use as a path remote error indication function (REI-P).
I
For STS-1 and STM-1 signals, bits [7:4] of the G1 byte are allocated for REI-P which conveys the error count
detected by the PTE (using the path BIP-8 code B3) back to its peer PTE as shown in Table 28.
Table 28. STS-1 P-REI Interpretation
The TMUX allows access to the G1-REI errored bit count for each STS-1/STM-1 in TMUX_G1ECNT[1—3][15:0]
(Table 90), which is the accumulated error count from G1[3:0] byte of the STS-1/STM-1 signal. The counter(s) will
count in bit or block mode, depending on the value of TMUX_BITBLKG1 (Table 56). Upon the configured perfor-
mance monitor (PM) interval, the value of the internal running counter is placed into the holding registers
TMUX_G1ECNT[1—3][15:0] and then cleared. Depending on the value of SMPR_SAT_ROLLOVER (Table 15) in
the microprocessor interface block, the internal counter will either roll over or stay at its maximum value until
cleared.
G1[7:4] Code
0000
0001
0010
0011
0100
0101
0110
0111
1000
1001
. . .
1111
Code Interpretation
0 (no errors)
1
2
3
4
5
6
7
8
0(no errors)
. . .
0(no errors)