
TMXF28155 Super Mapper
155/51 Mbits/s SONET/SDH x28/x21 DS1/E1
Preliminary Data Sheet, Rev. 1
October 2000
16
Lucent Technologies Inc.
List of Tables
(continued)
Tables
Page
Table 366. FRM_HGR5, Transmit HDLC Global Register 5 (R/W) ..................................................................... 483
Table 367. FRM_HGR6, Transmit HDLC Global Register 6 (R/W) ..................................................................... 483
Table 368. FRM_HGR7, Transmit HDLC Global Register 7 (R/W) ..................................................................... 483
Table 369. FRM_HGR8, Transmit HDLC Global Register 8 (R/W) ..................................................................... 483
Table 370. FRM_HGR9, Transmit HDLC Global Register 9 (R/W) ..................................................................... 484
Table 371. FRM_HGR10, Transmit HDLC Global Register 10 (R/W) ................................................................. 484
Table 372. FRM_HGR11, Transmit HDLC Global Register 11 (R/W) ................................................................. 484
Table 373. FRM_HGR12, Transmit HDLC Global Register 12 (R/W) ................................................................. 484
Table 374. FRM_HGR13, Transmit HDLC Global Register 13 (R/W) ................................................................. 484
Table 375. FRM_HGR14, Transmit HDLC Global Register 14 (R/W) ................................................................. 485
Table 376. FRM_HGR15, Receive HDLC Global Register 15 (R/W) .................................................................. 485
Table 377. FRM_HGR16, Receive HDLC Global Register 16 (R/W) .................................................................. 485
Table 378. FRM_HGR17, Receive HDLC Global Register 17 (R/W) .................................................................. 486
Table 379. FRM_HGR18, Receive HDLC Global Register 18 (R/W) .................................................................. 486
Table 380. FRM_HGR19, Receive HDLC Global Register 19 (R/W) .................................................................. 486
Table 381. FRM_HGR20, Receive HDLC Global Register 20 (R/W) .................................................................. 486
Table 382. FRM_SYSGR1, System Interface Global Register 1 (R/W) .............................................................. 487
Table 383. FRM_SYSGR2, System Interface Global Register 2 (R/W) .............................................................. 488
Table 384. FRM_SYSGR3, System Interface Global Register 3 (R/W) .............................................................. 489
Table 385. FRM_SYSGR4, System Interface Global Register 4 (R/W) .............................................................. 489
Table 386. FRM_SYSGR5, System Interface Global Register 5 (R/W) .............................................................. 489
Table 387. FRM_SYSGR6, System Interface Global Register 6 (COR) ............................................................. 489
Table 388. FRM_SYSGR7, System Interface Global Register 7 (COR) ............................................................. 490
Table 389. FRM_SYSGR8, System Interface Global Register 8 (R/W) .............................................................. 490
Table 390. FRM_SYSGR9, System Interface Global Register 9 (R/W) .............................................................. 490
Table 391. FRM_SYSGR10—FRM_SYSGR14, System Interface Global Register 10—14 (R/W) .................... 491
Table 392. FRM_SYSGR15, System Interface Global Register 15 (COR) ......................................................... 491
Table 393. FRM_SYSGR16, System Interface Global Register 16 (R/W) .......................................................... 491
Table 394. FRM_SGR1, Receive Signaling Global Register 1 (R/W) ................................................................. 492
Table 395. FRM_SGR2, Receive Signaling Global Register 2 (R/W) ................................................................. 492
Table 396. FRM_SGR3, Receive Signaling Global Register 3 (R/W) ................................................................. 493
Table 397. FRM_SGR4, Receive Signaling Global Register 4 (RO) ................................................................... 493
Table 398. FRM_SGR5, Receive Signaling Global Register 5 (RO) ................................................................... 493
Table 399. FRM_SGR6, Receive Signaling Global Register 6 (COR) ................................................................ 494
Table 400. FRM_SGR7, Receive Signaling Global Register 7 (R/W) ................................................................. 494
Table 401. FRM_SGR8, Transmit Signaling Global Register 8 (R/W) ................................................................ 495
Table 402. FRM_FFGR1, Transmit Framer Global Register 1 (R/W) ................................................................. 496
Table 403. FRM_FDLGR1, Receive Facility Data Link Global Register 1 (R/W) ................................................ 497
Table 404. FRM_FDLGR2, Transmit Facility Data Link Global Register 2 (R/W) ............................................... 497
Table 405. Receive Path Signaling Register Addressing Map ............................................................................ 497
Table 406. Receive Path Signaling Registers Address Indexing ........................................................................ 497
Table 407. FRM_RSLR0—FRM_RSLR31, Receive Signaling Link Registers 0—31 (R/W) ............................... 498
Table 408. FRM_RSLR32, Receive Signaling Link Register 32 (COR) .............................................................. 499
Table 409. FRM_RSLR33, Receive Signaling Link Register 33 (R/W) ............................................................... 500
Table 410. Transmit Path Signaling Register Addressing Map ........................................................................... 501
Table 411. Transmit Path Signaling Registers Address Indexing ....................................................................... 501
Table 412. FRM_TSLR0—FRM_TSLR31, Transmit Signaling Link Registers 0—31 (R/W) .............................. 502
Table 413. FRM_TSLR32, Transmit Signaling Link Register 32 (R/W) .............................................................. 503
Table 414. FRM_TSLR33, Transmit Signaling Link Register 33 (COR) ............................................................. 504
Table 415. Performance Monitor Per Link Register Addressing Map ................................................................. 505
Table 416. Performance Monitor Per Link Register Address Indexing ................................................................ 505
Table 417. FRM_PMLR1, Performance Monitor Link Register 1 (R/W) .............................................................. 506
Table 418. FRM_PMLR2, Performance Monitor Link Register 2 (R/W) .............................................................. 506